

A FIBRE-OPTIC DEVELOPMENT FOR A CANADIAN LAND TACTICAL ENVIRONMENT

D.S.S. FILE NO. 12ST.3200313 CONTRACT SERIAL NO. 2ST81-00032 F.I. REFERENCE NO. 810113

Submitted To:

Scientific Authority Dr. D.C. Johnson

Communications Research Centre Shirley Bay, Ontario 596-9230

Submitted:

April 1983.

A FIBRE-OPTIC DEVELOPMENT FOR A CANADIAN LAND TACTICAL ENVIRONMENT

D.S.S. FILE NO 12ST.3200313 CONTRACT SERIAL NO. 2ST81-00032 F.I. REFERENCE NO. 810113

Submitted To:

Scientific Authority

Dr. D.C. Johnson

Communications Research Centre Shirley Bay, Ontairo 596-9230

Submitted:

April 1983.



A28 1 1984

LIBRARY - BIBLIOTHÈQUE

PROPRIETARY NOTICE

The data contained herein shall not be disclosed, duplicated, used in whole or in part for any purpose other than to evaluate the proposal, provided that if a contract is awarded to this offeror as a result of or in connection with, the submission of these data, the customer shall have the right to duplicate, use or disclose the data to the extent provided in the contract. This restriction does not limit the right to use information contained in the data if it is obtained from another source without restriction.

COMMUNICATIONS CANADA

AGE 1 1984

LIBRARY - BIBLIOTHÈQUE

TABLE OF CONTENTS

1.0	INTRO	DUCTION	1
2.0	SYSTE	M OVERVIEW	3
3.0	TECHN	ICAL SUMMARY	4
	3.1	Fibre Optic Cable Selection	′4
,	3.2	U-185 B/G Electrical Connector	4
	3.3	Optical Transmitter	12
	3.4	Optical Receiver	16
	3.5	Transmitter/Receiver Packaging	20
	3.6	Duplex Voice Transmission Codec	. 26
	3.7	Data Multiplexer	48
	-3.8	Data and Video Transmitter	57
	3.9	PSK Data Recovery	69
	3.10	Data and Video Separator	[′] 84
	3.11	Descrambler and F. Fit Reocvery	94
	3.12	Data Demultiplexer	104
	3.13	Power Supply	113
	3.14	Backplane Connections	119
4.0	OPERA	TING PROCEDURE	135
	4.1	Land Tactical System Operating Procedure Overview	136
-	4.2	Checkout Procedure	. 140
	4.3	Check Out Procedure	150
	4.4	Set-Up and Check Out Procedure	153
	4.5	Set-Up and Check Out Procedure	158
,	4.6	Set-Up and Check Out Procudure	164
	4.7	Check Out Procedure	16 8
	4.8	Check Out Procedure	171
	APPENI	DIX 1 Fibre-Optic Cable Information	175

APPENDIX	2	Assembly of the 226102 Fibre Cable and U-185-B/G Connector	197
APPENDIX	3	L.E.D. and Optical Power Budget Data	202
APPENDIX	4-	Continuously Variable Slope Delta Modulator/Demodulator	208
APPENDIX	5	Contractor Report on a Crown Contract Development	215
APPENDIX	6	Documentation Checklist	221

••

.

LIST OF ILLUSTRATIONS

Figure 1	Canadian Land Tactical Environment-System Diagram	2
Figure 2	Belden 226102 Fiber Cable Waterproof Bushing	8
Figure 3	Modified U-185 B/G	9
Figure 4	Modified U-185 B/G	10
Figure 5	Simulated Installation	11
Figure 6	F/O TX Module Schematic	13
Figure 7	F/O TX Module Component Layout	14
Figure 8	Canadian Land Tactical F/O TX Master	. 15
Figure 9	F/O RX Module Schematic	17
Figure 10	F/O RX Module Component Layout	18
Figure 11	F/O RX Module Master	19
Figure 12	Elco Electrical Connector	21
Figure 13	Elco Electrical Connector	22
Figure 14	Elco Electrical Connector mounted into the U-185 B/G Connector	23
Figure 15	LED Heatsink	24
Figure 16	Receiver Circuit Shield Cover	25

EXECUTIVE SUMMARY


As part of the contracted deliverables, this Final Report containing drawings and equipment documentation is submitted. Environmental and mechanical test results are excluded as they form part of the LETE generated final acceptance report.


The following CEE article reprint is included as part of the executive summary.

FIBRE OPTICS IN A CANADIAN MILITARY LAND TACTICAL ENVIRONMENT

by P.C. Wheeler and R.J. McCauley

The Canadian Department of National Defence (D.N.D.) recognizes that the introduction of fibre-optic technology in land tactical communications can overcome several practical difficulties which exist with the present system. The effectiveness of the Land Tactical Area Communications System (LTACS) is limited by the interconnecting metallic cables. These cables, in addition to being heavy and bulky, are susceptible to Electro-Magnetic Interference (EMI), ground loop problems and Electro-Magnetic Pulse (EMP). Conversely, fibre-optic cables which are thinner, lighter and more flexible than their copper equivalents, are unaffected by electrical interference and can be made immune to nuclear radiation effects. In addition, optical fibres have wide bandwidths and low loss, thus allowing for greater spans of communications without the need for repeaters.





To evaluate the tactical fibre-optic capability, Foundation Instruments of Ottawa was contracted by D.N.D. to supply a prototype fibre optic system which would replace the existing weight and distance limited CX-4566 A/G 26-pair copper cable assembly. The resulting development is a 2 fibre cable without repeaters coupled with the electronic and opto-electronic circuitry necessary to interface with the operational LTACS equipment.

The existing cable assembly consists of a 26-pair copper cable (WM-130A/G), with each end of the cable terminated by a U-185 B/G electrical connector. Externally located on the telecommunication equipment shelters are signal input panels to which the electrical connectors mate. This configuration allows for the simultaneous transmission of twelve 4-wire data or voice channels. The effective fibre optic replacement for this existing parallel transmission scheme involves a parallel to serial conversion of the electrical signals. The conversion results in two time division multiplexed data channels operating one in each direction through the two-fibre cable. Such a conversion is implemented by first sampling then multiplexing the input signals. The resulting multiplexer output is a digital data stream at a data rate of 4.0 Megabits. To demonstrate the wide bandwidth of the fibre channels, a two way video link is provided. The data stream is combined with the video signal then applied to the modulator. The modulator output is a Phase Shift Keyed 12 Megahertz data carrier which is located above the baseband video frequency signal. The modulator in conjunction with the optical source converts the electrical signal to an optical signal which is applied to the fibre link. At the receiving end the optical signal is detected and converted to an electrical signal by the photodetector and demodulator. The demodulated signal is separated into the video signal and the data stream. The data stream is demultiplexed into the separate output channels. The multiplexer modulator/demodulator demultiplexer (muldem) is a custom design located in the confined space of the signal input panel.

The system is symmetrical. The muldems permit the bi-directional operation of combinations of up to twenty-four digital and analog signals in conjunction with the television channels. The digital signals are of the Military Standard 188C format up to a maximum input data rate of 19.2 kilobits/sec. The analog signals are bandwidth limited to four kilohertz and digitized with delta codecs. The baseband video channel, which employs automatic gain control (AGC), meets the transmission criteria of Broadcast Practice 23.

Because of the difficulties involved in the use of optical connectors in dirty and wet field conditions, external optical interconnects are avoided. The adapted approach employs an internally modified U-185 B/G housing to mount the optical transmitter and optical receiver circuitry. As a result, the connection between the signal input panel on the communications vehicle and the connectorized fibre cable is electrical. The present electrical contacts are used to interface the combined information signals and to feed power to the light emitting diode transmitter and p.i.n. diode receiver. The present design uses the signal input panel to enclose the power supplies and electronic circuit cards which comprise the muldems and delta codec interfaces. According to Attila J. Szanto, President of Foundation Instruments, "A muldem assembly, based on the U-185 B/G connector, yet powered externally from the equipment shelter, is under development. The assembly is contained in a custom packaged connector housing and designed for full military mechanical and environmental durability. This development will allow the co-existence of the old copper wire investment with the new glass fibre technology."


The Belden "Bitlite" fibre cable supplied by White Radio meets the mechanical requirements imposed by the system design. Each fibre in the cable is individually reinforced and jacketed together into a parallel duplex construction. The outer diameter of the flame retardant polyurethane


jacket is 3.0 millimeters by 6.2 millimeters. The RL79 cable reels which accommodate 76 meters of 26-pair copper cable now hold 1000 meters of the Bitlite fibre cable. This drastic size reduction requires a build-out plug at the connector attachment to maintain the hermetic seal. The acrylate composite coated fibres in a tight buffer cable design are suitable for the field conditions encountered during deployment and recovery. Although complete military durability is not expected for this evaluation, the Bitlite has a documented performance consistent with the intended use.


The first generation system is part of a continuing development effort of both industry and the military working closely together to achieve reliable and efficient tactical fibre optic communications.


1.0 INTRODUCTION

This document contains the theory of operation and set-up procedures required to evaluate the "Fibre-Optic Development for a Land Tactical Environment". This document is the final report required under contract deliverables.











DATA LIST		F		FOUN	NDATION INSTRUMENTS OTTAK	VA DWG NO. 2425	REV.	
APPROVAL	CONTRACT NO.		CANADIAN LAND TACTICAL			3 OF 3	DATE	
CODE IDENT.	DWG. SIZE	DWG NO.	SHEET	REV.	TITLE	DESCRIPTION	RELEASE DA	ATE
	C	2388			DUPLEX TX VOICE CIRCUIT	MASTER		
	D	2389			FO/RX SHIELD	MECH.	A Company	
	A	2423			WIRING (PARTIAL)	LIST		
	A	2425			CDN LAND TACTICAL	DATA LIST		
	A	2426		100	F/O RX MODULE	SCHEMATIC		
		2427	*	A	F/O RX MODULE	ARTWORK		
	C	2428			F/O RX MODULE	COMP. LAY.		1
	C	2429			F/O RX MODULE	MASTER		
	1	2431			AUDIO INTERFACE - 4 WIRE	ARTWORK		
	C	2432			AUDIO INTERFACE - 4 WIRE	COMP. LAY.		
	C	2433			AUDIO INTERFACE - 4 WIRE	MASTER		
		2435			AUDIO INTERFACE - 2 WIRE	ARTWORK		
	C	2436			AUDIO INTERFACE - 2 WIRE	COMP. LAY.		W.
	C	2437		7	AUDIO INTERFACE - 2 WIRE	MASTER		
	D	2447			BACK PLANE WIRING	DIAGRAM	1	
OBSOLETE	C	2515		В	CDN LAND TACTICAL TX/RX	SCHEMATIC		
OBSOLETE	C	2516	-		CDN LAND TACTICAL TX/RX	ARTWORK		
OBSOLETE	C	2518			CDN LAND TACTICAL TX/RX	MASTER		
	C	2588			POWER SUPPLY	SCHEMATIC		題
	C	2589			POWER SUPPLY	PARTS LIST		
	D	1710		A	SYSTEM DIAGRAM	DIAGRAM		
			1					
			3	1			0	





2.0 SYSTEM OVERVIEW

The Land Tactical system is an optical fibre system designed to replace a 26 pair copper wire cable with 2 single optical fibres.

The system shown as a block diagram in Figure 1 is one-half of the bi-directional transmission scheme. The system consists of 24 transmission ports which can be configured thus:

24 asynchronous data channels or 12 synchronous data channels (data & clock) or 12 analog frequency channels (delta-modulated data & clock) or a combination of asynchronous, synchronous and analog channels.

In addition to the 24 data channels, a baseband video channel is provided. The data channels are time division multiplexed then phase shift key (PSK) modulated onto a 12 Megahertz carrier. The PSK signal and baseband video signal are combined then applied to the light source modulator which intensity modulates (IM) the light emitting diode (LED).

The IM optical signal is launched into the fibred cable and received at the PIN photodetector. The combined electrical (video, data) signal is filtered. The PSK demodulator extracts the clock timing for demultiplexer synchronization. The demultiplexer outputs the signals to the 24 ports.

3.0 TECHNICAL SUMMARY

3.1 Fibre Optic Cable Selection

To demonstrate the advantage of optical links over conventional wire systems in deployment and recovery, two link lengths of one kilometer and two link lengths of five hundred meters are provided. As the fibre cable is accommodated on an RL-79 cable holder, the cross sectional diameter of the cable is restricted to 7 mm. To maximize the amount of launched light, and to minimize the cable loss due to a possible field splice, a fibre with a 100 micron core is utilized.

The cable selection was initiated by sending the following telex to the attached list of companies.

The fibre cable selection was based on the price and availability of the responsive cable designs. The supporting literature for the Belden 226102 selected cable is included in Appendix 1.

3.2 U-185 B/G Electrical Connector

The U-185 B/G connector is modified to accept the optical transmitter and optical receiver. The Elco Corporation hermaphrodite electrical connector mounts the transmitter and receiver board. To accommodate the reduced fibre cable size, a build-out plug is employed (see Figure 2). The assembly of the fibre cable and connector is described in Appendix 2. The modified U-185 B/G (see Figure 3) connects to the mating connector mounted on the signal input panel (see Figure 4). A simulated installation is shown in Figure 5.

414187920+ 418792-0 SM D+ FOUND INST OTT

JULY 3/81 MSG 255

ATTN FIBRE OPTIC MARKETING MGR

I HAVE AN IMMEDIATE APPLICATION FOR 3500 METERS OF A TWO FIBRE RUGGEDIZED FIBRE OPTIC CABLE TO BE USED IN A TACTICAL FIELD ENVIRONMENT TRIAL. CABLE SHOULD CONTAIN NO STEEL ARMOUR TAPE NOR STEEL STRENGTH MEMBER

DESIRED PROPERTIES

OPERATING TEMP - 40 DEG TO + 40 DEG CELCIUS
CORE DIA 100 MICRON
MIN BANDWIDTH 35 MEGAHZ
MAX ATTENUATION 7DB/KM AT 820 NM
MAX NUMERICAL APPERTURE 0.25
MAX CABLE OUTSIDE DIA 7 MILLIMETER
STRUCTURAL CABLE TENSILE STRENGTH 4000 NEWTONS
POWDER OR GEL FILLED TO KEEP OUT WATER

TOLERANCES CAN BE RELAXED BASED ON YOUR RESPONSE

PLS TELEX QUOTE PRICE AND DEL ON YOUR MOST APPLICABLE CABLE AND SEND INFO OR HAVE SALES REP CALL

REGARDS

PC WHEELER
FOUNDATION ELEC INSTRU INC
1794 COURTWOOD CRES
OTTAWA ONT CANADA
K2C 2B5
TEL (613)226-4000
TELEX 053-4153
418792-0 SM DV

Belden Corp., 2000 S. Batavia Ave., Geneva, IL 60134
BICC Telecommunications Cable, P.O. Box 1, Prescot, Merseyside L34 55Z, U.K.
Boston Insulated Wire & Cable, 118 Shaw St., Hamilton, Ont.

Brand-Rex Co., P.O. Box 498, Willimantic, CT 06226 Kaytronics Ltd., 375 Rue Norman St., Ville St. Pierre, Quebec H8R 1A3. Canstar Communications, 1240 Ellesmere Rd., Scarborough, Ont. MIP 2X4. Centronic, 1101 Bristol Rd., Mountainside, NJ 07092 Corning Glass Works, Houghton Park A-2, Corning, NY 14830 DuPont Company, Fibre Optics Div., D-13020, Wilmington, DE 19898 Earling Beck Ltd., Greycaine Rd., Watford WD2 4PW, United Kingdom Ensign Bickford Indus. Inc., 660 Hopmeadow St., Simsbury, CT 06070 Thomas and Betts, 920 Route 202, Raritan, NJ 08869 Fujikura Cable Works Ltd., 5-1, kiba 1-chome, Koto-Ku, Tokyo, 135 Japan Galileo Electro Optics Corp., Galileo Park, Sturbridge, MA 01518 Galite Inc., 2 Tower Dr., Wallingford, CT 06492 General Cable Co., Div of GK Technologies Inc., One Woodbridge Center, Woodbridg Hewlett-Packard, Optoelectronics Div., 640 Page Mill Rd., Palo Alto, CA 94304 Hitachi Ltd., Central Research Lab, New Marunouchi, Bldg 5-1, Marunouchi 1-chom Chiyoda-ku, Tokyo 100 Japan

ITT Components Group, Edinburgh Way, Harlow, Esses CM20 2DE, United Kingdom Jenaer Glaswerk Schott & Gen., Hattenberg strabe Strasse 10, 6500 Mainz, Federal Republic of Germany

LTT Lignes Telegraphiques et Telephoniques, Div. Thomson - CSF, 78702 Conflans-ste-Honorine, B.P. 5 France

London Electric Wire, Optical Fibres Div., 210 Church Rd., Leyton, London, Engl 3M, Electronic Products Div., 34 Center, Bldg 225-45-02 St. Paul, MN 55144 Mitsubishi Corp., Marunouchi 2-chome, Chiyoda-ku, Tokyo 100 Japan Nippon Sheet Glass Co. Ltd., 8-3, Shimbashi 1-chome, Minato-Ku, Tokyo Japan N.K.F. Kabel Telecommunication Cable Systems, 85,2740 AB, Waddinxveen, The Netherlands

Northern Telecom Canada Ltd., P.O. Box 807, Saskatoon, Saskatchewan S7K 3L7. OKI Electric Industry Co. Ltd., 10, Shiba-Kotohira-cho, Minato-ku Tokyo, Japan Opticord, 11 Avenue d'Iena, 75116, Paris, France

N.V. Philips, M.I.G. Allied Ind/Glass, Bldg OAl, Eindhoven, The Netherlands Pilkington P.E. Ltd., Glasscoed RD. St., Asaph Clwyd LL17 OLL, United Kingdom TASSO Inc., 5175 de Maisonneuve W., Montreal, PQ H4A 123.

Quartz Products Corp., 688 Somerset St., P.O. Box 1347, Plainfield, NJ 07061 Raychem Corp., 300 Constitution Dr., Menlo Park, CA 94025


RMP, 18, rue d'Arras, 9200 Nanterre, France

Siecor Optical Cables Inc., P.O. Box 489, Hickory, NC 28601

SAT, Societe Anonyme de Telecommunications, 41 rue Cantagrel, 75624 Paris, Fran Standard Telephones & Cables Ltd., 3 West Rd., Harlow, Essex, United Kingdom Sumitomo Electric U.S.A., Inc., 345 Park Ave., New York, NY 10154

Teijin Advanced Products Corp., 1-1, Uchisaiwai-cho, 2-chome, Chiyoda-ku, Tokyo 100 Japan

Telephone Cables Ltd., Chequers Lane, Dagenham RM9 6QA, United Kingdom Thomas Brandt, Cables Isoles Div., 10 rue J.P. Timbaud, 92400 Courbevoie France Tech Rep Electronics Ltd., 274 Dorval Ave., Suite No 201, Dorval, Que. H9S 3H3 Cossor Electronics Ltd., The Pinnacles, Elezabeth Way, Harlow, Essex England







FIGURE 3






3.3 Optical Transmitter

This section describes the electrical (see Figure 6) and mechanical (see Figure 7 and Figure 8) optical transmitter assembly. The Spectronix SE3352-004 is a high radiance GaA/As infrared light emitting diode which is current modulated (and light intensity modulated) by the Siliconix VN46AF VMOS field effect transistor.

D

В

FIGURE 6



NOTE: 1) NUMERS IN PARENTHESES REFER TO JUMPERS
FROM PCB TO DESIGNATED LUGS ON ELCO
CORP. CONT. ASBY. ELECT. MX 3227/G.
2) R3 REDUCED TO 150 ON SOME TRANSMITTERS

ITEM	QTY	PA	RT NO. DESCRIPTION					
DIMENSION	THERWISE SP VS: CESI.XX 2.01 XXX 2.0	0	F,	FOUN	DATION INS	STRUMENTS	1	
ANGLES ±1/2* SURFACES:			DATE: 82	-09-15	PROJ. NO: 810113	DRAWN BY: R.	1	
REMOVE BURRS & SHARP EDGES				TX M	DDULE - SCHE	EMATIC	1	
MATERIAL:					SCALE:	SHEET OF	1	
FINISH:					APPROVAL: R. VEF	DWG NO: 1828	1	

NFORMATION CONTAINED IN THIS DRAWING IS PROPRIETARY TO FOUNDATION INSTRUMENTS AND SHALL NOT BE DISCLOSED TO ANYONE THER THAN PERSONS AUTHORIZED BY THE COMPANY TO WHOM FOUNDATION INSTRUMENTS HAS FURNISHED THIS DRAWING

1 3

2

 REV
 DATE
 DESCRIPTIONS

FIGURE

JI.				JUMP	ER, C	OPPER, 50	LID, I	NOULATED,	*22 AWG
TP 1-5	5	20-2	21370	ŢĒŚŢ	Poli	VT			VERO
LED Ì	-1	5E 33:	52-004	LIGHT EMITTING DIODE SPECTRONIC					
QB	. 1	2N3	306	TRAN	515 TC	R.		· · · · · · · · · · · · · · · · · · ·	<u> </u>
QZ	1	ZNS	195	TRAN	SIST	OR.			
Œ1	ı	VN4G	AF .	POWE	R FE	т.		9	HUCONIX
C 5	1	3439-Q	50E-474M	CAPAC	ITOR,	0.47µF, CE	RAMIC	.,50 VDC	AVX
C2,4	2	3439-0	050E-104M	CAPA	LITOR	O.Inf, CE	RAM	IC, 50 YDC	XVA
C1.3	2	TAPIC	MIG	CAPAC	ITOR .	104F,TAN	ITALU	M.IGWVDC	ITT .
RG	1			RESIS	TOR,	3.312 , 1/4	w. 5	%	
R5	. 1			-		2.2 KQ	l		
R4	ī					l V			, .
R3	ī	1				221			
R2	1			-		100KL			
RI	1		\	RESISTOR , 751 , 1/4W , 5%					
6	A/R	T .		DOUBL	E 510	ED MOUNT	NG	TAPE	
. 5	2	MS.	1091	SCREV	V MACI	H.4-40×V4	BON	5. HD.	
4	ī	46	73	PLASTIC CASE MICA INSULATOR SP-NR					SP-NR
. 3	j	445	-02B	+					SP-NR.
2	-	180	61	HEAT SINK F					· FI
1	ı	162	29	PRIN	TED C	RCUIT, BOA	IRD	·	F1
ITEM	QTY	PA	RT NO.			D	ESCRIP	TION .	
NEXT.	ASSY.	DWG.	2 424						
UNLESS OTHERWISE SPECIFIED DIMENSIONS:				FOUNDATION INSTRUMENTS					
TOLERANO	XXX.		TI	OTTAWA					
ANGLES 11/2" DATE: 8				-09-	16	PROJ. NO: 8	10113	DRAWN I	BY: RG,

F/O TX MODULE - COMP. LAY.

SCALE: 2/1

APPROVAL: R. YLF

INFORMATION CONTAINED IN THIS DRAWING IS PROPRIETARY TO FDUNDATION INSTRUMENTS AND SHALL NOT BE DISCLOSED TO ANYONE OTHER THAN PERSONS AUTHORIZED BY THE COMPANY TO WHOM FOUNDATION INSTRUMENTS HAS FURNISHED THIS DRAWING

, , ,

3

2

MATERIAL:

FINISH:


NEMOVE BURRS & SHAMP EDGES

1

SHEET OF

DWG NO: 1830

		REVISIONS	
REV	DATE	DESCRIPTIONS	



	HOLE DATA		l
SYM	DESCRIPTION	QTY	ı
'A'-	0.201 DIA	1	
, B,	0.128 DIA	G	
,c.	0.093 DIA	2	١.
OTHER	0.037 DIA	T	l

NOTE:

I) ALL HOLES TO BE DIMENSIONED AFTER PLATING.

2) ALL HOLES TO BE DRILLED ON PAD CENTERS.

NEXT ASSY		RT NO.	<u> </u>	DESC	RIPTION		1
UNLESS OTHERWISE DIMENSIONS: TOLERANCESI.XX :	SPECIFIED .010	F	FOUN	DATION OT	INST FAWA		MENTS
ANGLES :1/2" DATE: 8			. 61-60-	PROJ. NO: 8101	13	DRAWN B	Y: PG.
REMOVE BURRS (SHU	RP EDGES	CDN	LAND TA	CTICAL F	O TX	:- MA	STER
MATERIAL: GIO;	.062 T	HK GLAS	S EPOXY	SCALE: 2/		SHEET	OF
FINISH: TIN L			,		02/83	OWG NO	1631


NFORMATION CONTAINED IN THIS DRAWING IS PROPRIETARY TO FOUNDATION INSTRUMENTS AND SHALL NOT BE DISCLOSED TO ANYONE OTHER THAN PERSONS AUTHORIZED BY THE COMPANY TO WHOM FOUNDATION INSTRUMENTS HAS FURNISHED THIS DRAWING

2`

В

3.4 Optical Receiver

This section describes the electrical (see Figure 9) and mechanical (see Figure 10 and Figure 11) optical receiver assembly. The Motorola MFOD100 is a p.i.n. photodiode reverse biased with a 100 Kohm load resistor. Photon generated signals are AC coupled to the bootstrapped amplifier.



3

2

REVISIONS

REV DATE DESCRIPTIONS

FIGURE 10

.XXX ±.005 ANGLES ±1/2* DATE: DG			DATE: B2				DRAWN BY	
DIMENSIONS: TOLERANCES: XX = 010			FOUNDATION INSTRUMENTS OTTAWA				ENIS	
	HERWISE S		<u> </u>	FOLIS	DATIO	1010		ENTO-
ITEM	M QTY PART NO.			DESCRIPTION				
	-	<u> </u>	127	PRINTED CIRCUIT BOARD F.I.			FI.	
2	4	1589-2		SWAGE TYPE THREADED STAND-OFFS KEYSTONE				
3	1	<u></u> _			TERMINAL			
				-,				
.RI				RESISTOR	, KOOKE, V	4W . 5%		
R2	l			1	550 KB			
R3.5,10	_3				1000	T		
						†		
R4		†			B.ZKIL	1		
R5	1				510A , 1/			
RG.7,13	3				56KQ , 1/		***	
RS					510 A , 1/4			
RII		1			47 L 1/4			
RIZ	-i	1		RESISTOR	, 75 a , 1/2	W , 5%		
C1,5,7,	<u> </u>			CAPACITOR, IOWF, TANTALUM, IG WYDC ITT				
CIO	4	TAP IC	MIG.	CAPACITOS	2 IO., E TA	LITALINA I		177
CC.8.9 C2.3.4.	6	5439	050E-104M	CAPACITOR	ج, 0.1 سF , 0	ERAMIC	, 5 0V.	AUX
CII	1	638-	<u>ශාරලප</u>	CAPACITOR, 5.6pF, CERAMIC			PHILIPS	
C12	1	2222-C	38-03567	CAPACITOR, 0.56 pF, CERAMIC PHILI			PHILIPS	
QI		MRF		TRANSISTOR				
22	1	MRF	301	TRANSISTOR				
Q3	1	2N5	770	TRANSISTO	OR .			
<u> </u>		1025	- 00	COIL. 560	Jun		DEI	EVAN
Li	1	102 5	-86	COIL SC	3 . H			
PINI		FI-IRD	1-3-2	PIN DIODE FI				FI
								
ال		 		JUMPER, CC	PPER, SOLIE	2, INDULAL	ED, TEE A	WG .

INFORMATION CONTAINED IN THIS DRAWING IS PROPRIETARY TO FOUNDATION INSTRUMENTS AND SHALL NOT BE DISCLOSED TO ANYONE OTHER THAN PERSONS AUTHORIZED BY THE COMPANY TO WHOM FOUNDATION INSTRUMENTS HAS FURNISHED THIS DRAWING

3

2

MATERIAL:

FINISH:

1

SHEET OF

DWG NO: 2428

SCALE: 2/1

APPROVAL: 01/02/92

3

FIGURE

REVISIONS
REV DATE DESCRIPTIONS

/'c'	
	1.50
2.00	<u></u>

	HOLE DATA	
SYM	DESCRIPTION	QTY
'A'	.201 DIA.	1
, P.	.128 DIA.	10
·c,	.037 DIA.	66

NOTE

- 1) ALL HOLES TO BE DIMENSIONED AFTER PLATING.
- 2) ALL HOLES TO BE DRILLED ON PAD CENTERS.

FINISH: TIN LEAD PLATE .0002/.0003 THK APPROVAL: 04/01/01

ITEM QTY PA		RT NO.	DESCRIPTION			
NEXT ASSY	DWG #	, ,				
UNLESS OTHERWISE SPECIFIED DIMENSIONS: TOLERANCESI.XX 2.010 .XXX 2.005		F	FOUNDATION INSTRUMENTS OTTAWA			
ANGL SURFACES:	\$ 11/2*	DATE: 82	2-09-13	PROJ. NO: 810113	DRAWN BY: P.G.	
REMOVE BURRS (SH	RP EDGES	F/0.	RX MO	DULE - MAS	TER	
MATERIAL: GIO.	.062 T	HK. GLAS	S EPOXY SIDE,	SCALE: 2/1	SHEET OF	

INFORMATION CONTAINED IN THIS DRAWING IS PROPRIETARY TO FOUNDATION INSTRUMENTS AND SHALL NOT BE DISCLOSED TO ANYONE OTHER THAN PERSONS AUTHORIZED BY THE COMPANY TO WHOM FOUNDATION INSTRUMENTS HAS FURNISHED THIS DRAWING

.


2


1


DWG NO: 2429


3.5 Transmitter/Receiver Packaging


The optical transmitter and receiver are mounted on the Elco electrical connector (see Figure 12 and Figure 13) and mounted into the U-185 B/G connector (see Figure 14). Figure 15 is the LED heatsink and Figure 16 is the receiver circuit shield cover used to reduce RFI pick-up.











3.6 <u>Duplex Voice Transmission Codec</u>

This section describes the theory of operation of the duplex voice transmission codec. Additional information on the codec circuit is contained in Appendix 4. This section consists of:

- i) Block diagram
- ii) Schematics D2385, 1 through 6
- iii) Overlay D2387, 1 and 2
- iv) Photographs PCB 2386A component and solder side
- v) Photographs PCB 2386A partial assembly
- vi) Photograph PCB's 2 wire and 4 wire interface
- vii) Mechanical 2437 PCB drilling diagram
- viii) Mechanical 2437 PCB drilling diagram
- ix) Mechanical 2388 PCB drilling diagram
- x) Overlay 2432
- xi) Overlay 2436.

THEORY OF OPERATION

Module: Duplex Voice Transmission Codec (F1-2386A)
Schematic D2385 Sheets 1-6.
Component Overlay D2387

Associated Modules:

- a) 4-wire Audio Interface (F1-2431A)
 Component Overlay No. 2432
 Master No. 2433
- b) 2-wire Audio Interface (F1-2435)
 Component Overlay No. 2436
 Master No. 2437

Operational Description:

See accompanying block diagram and schematic D2385 Sheets 1-6.

2 and 4 Wire Hybrid:

Provides a customer interface. Codec channels 1-5 and 7-11 have 4-wire hybrids, channels 6 and 12 have 2-wire hybrids.

Low Pass Filter:

Band limits incoming and outgoing analogue signals to approximately 4 Khz.


Tx & Rx Codecs:

Converts the analogue signal to a digital serial stream and vice versa for analogue signal recovery. Employs a continuously variable slope modulator-demodulator algorithm in its encode and decode operations. The codecs are driven by a 37Khz clock, either generated at the multiplexer or recovered at the demultiplexer.


Please Note:


Two of the FI-2386A boards contain Motorola 3418 devices as opposed to the Motorola 3417. When these two are installed, they must be placed in the same slot in the housings at each end of the link. The 3418 chips will not operate correctly when paired with the 3417 codec devices.


4-Wire Full Duplex Codec





2-Wire Full Duplex Codec




























LULUCUOLLUU R B.H. A24/9/82 0000000000000 propagateran # S145 # S145 AF132CJ parananananan 0 33 AF 132CJ ₩ 5233 AF132CJ CREATERIAGE crecocococon


























3.7 Data Multiplexer

This section describes the data multiplexer theory of operation. This section contains the following:

- i) Block diagram
- ii) Schematic D2205
- iii) Overlay D2207
- iv) Photographs, PCB 2206A component and solder side
- v) Mechanical 2208 drilling diagram.

THEORY OF OPERATION-

Module: Land Tactical Data Multiplexer (FI-2206A)

Schematic No. D2205

Component Overlay No. D2207

Operational Description:

See accompanying block diagram and schematic no. D2205.

MIL-STD-188C Interface:

Converts incoming data from MIL-STD-188C to TTL levels.

S1 to S6:

Manual switches that provide a choice between codec or data information to be supplied to the multiplexer over channels 1-12.

Multiplexer:

IC14 and IC18 multiplex 11 and 16 channels of digital information respectively, and are coordinated by the Multiplexer Controller.

Combiner:

Logically ANDs the outputs of IC14 and IC18 into one multiplexed stream of 27 channels, 24 channels being data. The others are the parity, F-bit and Codec clock channels. Jumper J1 provides the option of isolating the multiplexer from the remainder of the system for trouble shooting purposes.

Multiplexer Controller:

Coordinates the multiplexing operation by enabling IC14 and IC18 alternately and generating the multiplexer sequence.

The controller consists of 2 cascaded synchronous counters. The first, IC15 sequences through either multiplexer channels 1-11 or channels 12-27 depending whether IC14 or IC18 is enabled by the second synchronous counter, IC17. After one complete multiplexer cycle both counters are preset. IC15 is preset to count from decimal 5 to 15 and IC17 is preset to enable IC14 throughout this 11 channel sequence. Upon count 16, IC17 enables IC18 instead, and a 1 to 16 count is initiated by IC15 to cycle through the remaining 16 channels. On the next clock cycle, the counters are preset again and the multiplexing sequence is repeated.

F-Bit Generator:

Provides an alternating frame-synch bit at channel 27 of the multiplexer by means of a toggling D-type flip-flop, clocked by the 27th count transition of the cascaded counters IC15 and IC17.

Codec CK Generator:

Divides the alternating F-bit frequency by 2 and is sent to the transmitting codecs as well as through multiplexer channel 26, so as to drive both transmitting and receiving codecs by the same clock.


Scrambler:


Encodes the multiplexed digital stream. IC23 prevents more than ten digital HIGHs or LOWs appearing in a row. Jumper J2 may be optionally set to connect IC24 pin 12 to GND so as to disable the scrambler.


Signal Conditioner and Driver:


Corrects output clock/data relationship and provides off board drive capibility at TTL levels.

Land Tactical Multiplexer (D2205)










F12206A had not had had not no had he -----*** gre de lestamales ** THE REPORT AND ADDRESS OF THE ยตหย่นสดา enge by the trained the 100 -de- e- e- e- e- ede- edemeded ** -AN AN ESTABLISH SA ** der grant-betabenstättet and Kuasa ••••••••। •••••••। ... ยน์สอสตอส Libertrander or Laboratorial he be be near leaste 1. Alekekekekeke (Comments) minimum er hindrigger SEGEREFE ertition of or entitling to be kept to be to MHERRIE nuthing offices to be be be be be be be ्र वेपन्यन्त्रेय 20000000 обыть регосов принципринци принци correctely weathern branchittell topophill supposing

4 3 2 REVISIONS

REV DATE DESCRIPTIONS



	HOLE D	ATA	
SYM	DESCRIP	OTY	
٨	.125 DIA. (2	
OTHER	.037 DIA.	(FINISHED)	

NOTE I) ALL HOLES TO BE DRILLED ON PAD CENTERS

ITEM QVY	M QYY PART NO.			DESCRIPTION			
UNLESS OTHERWISE : DIMENSIONS: TOLERANCES: XX :	010 .	F	FOUN	DATION	INS'		ENTS
XXX ±.005 ANGLES ±1/2* SURFACES:		DATE: 82-09-02 PROJ. NO: 8101			DRAWN BY:J.WHITEMAN		
REMOVE BURRS (SHA		ES L'AND TACTICAL DATA MULTIPLEXER - MASTER					
MATERIAL: GIO				SCALE: 1/1	,	SHEET	OF
FINISH: TIN-LEA	D PLAT	E , .0002	2/.0003 THK	APPROVAL: 17/	2183	DWG NO:	* 2208

INFORMATION CONTAINED IN THIS DRAWING IS PROPRIETARY TO FOUNDATION INSTRUMENTS AND SHALL NOT BE DISCLOSED TO ANYONE OTHER THAN PERSONS AUTHORIZED BY THE COMPANY TO WHOM FOUNDATION INSTRUMENTS HAS FURNISHED THIS DRAWING

.

2

1

3.8 Data and Video Transmitter

This section contains the theory of operation for the data and video transmitter. Included in this section are the following:

- i) Block diagram
- ii) Schematic D2201
- iii) Overlay 2203
- iv) Photograph, PCB 2202B component and solder side
- v) Mechanical 2204 drilling diagram.

THEORY OF OPERATION

Module: Data and Video Transmitter Board (FI-2202B)

Schematic D2201

Component Overlay D2203

Operational Description:

The circuitry on this card takes the video input signal and the multiplexed data signal which it encodes by phase-shift keying (PSK) and combines them for transmission by the fibre optic transmitter (FOTX). It also generates the clock which drives the data multiplexer. See accompanying block diagram and schematic D2201.

Oscillator:

Provides a 12.0000 Mhz square wave which is used to generate the PSK carrier and the multiplexer clock. The frequency of oscillation of the quartz crystal, Y1 (parallel, resonance, fundamental mode, AT cut) can be adjusted slightly by trimming C67 and C73.

Multiplexer Clock Generator:

Generates a TTL level square wave at one third the frequency of the oscillator output signal (4Mhz) using two flip-flops.(IC4)

Duty Cycle Adjustment:

The divide by 3 process accomplished by the multiplexer clock generator does not give rise to an even duty cycle in the output waveform. It is therefore rounded off by C69 and a d.c. shift is applied, using R51, at the input to the output driver IC3 such that a 50-50 duty cycle is present at the output to the multiplexer.

Output Driver:

Provides off-board drive capability at TTL levels.

PSK Carrier Lowpass Filter:

A lowpass filter with moderately sharp cut-off at a frequency of approximately 14Mhz to provide a 12 Mhz sinewave PSK data carrier from the oscillator output signal.

PSK Carrier Level Adjustment:

The level of PSK carrier at the LO (local oscillator) input to the double balanced mixer (M1) is set by adjusting RV1.


Input Data Buffer:

Provides buffering and on-board drive capability to data signal in at 4 megabits per second (Mbits/sec) from the data multiplexer board.

PSK Data Signal Generator:

The mode of data encoding used in this system is Phase-Shift Keying (PSK). In this scheme, a carrier at 12.0000 Mhz is modulated by a 4 Mbit/sec data stream using a double balanced mixer (M1). The carrier is applied to the local oscillator (LO) port of the double balanced mixer (DBM) while the data is applied to the intermediate frequency (IF) port. When a data transition occurs, the carrier at the radio frequency (RF) port of the DBM (M1) shifts in phase by 180°. Thus the data is now represented by the phase reversals of the carrier. For proper information transfer, the carrier must be suppressed and this is achieved by adjusting RV2. At optimum, the carrier levels on either side of a transition are equal at the output

of the DBM. (See figure 1)



For a 12.000 Mhz carrier and a 4 Mbit/sec data stream we get a signal at the RF port which has a spectrum with a suppressed carrier at 12 Mhz, a first upper sideband extending to 16 Mhz and a first lower sideband extending to 8 Mhz. Other sidebands are present but only the first upper and lower ones are required in order to be able to recover the data. So the signal may be band limited from 8 Mhz to 16 Mhz without any degradation of the recovered data. (See figure 2)




FIGURE 2

PSK Data Signal Highpass Filter:

This filter has a very sharp roll-off below 8 Mhz to remove as much data information as possible from the O-5Mhz band which is to be dedicated to video. Since the fibre optic transmitter/receiver (FOTX/FORX) pair has a bandwidth of at least 16 Mhz, the data is easily extracted from this signal by the data recovery circuitry.

PSK Data Level Adjustment:

The PSK data signal level desired at the output to the fibre optic transmitter (FOTX) is set by adjusting RV4.

Video Signal Input:

It is differential, A.C. coupled and has an input impedance of 75 OHMS. There is an input attenuation of about 10 since the gain of the video amplifier (IC1) is approximately 10, giving close to unity gain for the combination of both. RV6 is used to null out any signals common to both inputs due to pick-up (such as 60HZ).

Video Amplifier:

IC1 is used in differential mode with the gain set by R13 approximately equal to 10. The frequency response of the video through the system can be compensated for premature roll-off by adjusting C78 to boost the input signal as desired to achieve a flat frequency response up to 5 Mhz.

Video Lowpass Band Limiting Filter:

This filter has a very sharp roll-off below 5.5 Mhz to remove as much video signal as possible from the band above 8 Mhz in which the data information is located so as to not interfere

with the data recovery.

Video Signal Level Adjustment:

The video signal level desired is set by adjusting RV3.

Video and PSK Data Signal Combiner:

The video signal voltage is converted to a signal current at the emitter of Q5 and the PSK data signal voltage is converted to a signal current at the emitter of Q6. These currents are summed at the emitter of Q7 and converted back to a voltage at the collector of Q7 via R42 which sets the gain of this stage. High frequency band limiting is provided by C77 to reject some picked up components of the 12 Mhz TTL level squarewave oscillator output.

Output Driver:

Provides a low impedance drive for the signal into the 75 ohm coax cable going to the FOTX.


FOTX D.C. Bias Control:

RV7 is used to set the d.c level which is required to bias the FET in the FOTX to achieve the desired LED d.c. operating current.


FOTX Feedback D.C. Bias Control:


Present on the board but no longer used, it monitored the current going throught the LED and adjusted the d.c. bias on the output to ensure that the current remained constant. It has been superseded by the bias control circuitry described above.


Land Tactical Data & Video Transmitter (D2201)



FOTX D.C. Monitor Signal In







3.9 PSK Data Recovery

This section contains the PSK data recovery theory of operation. Included in this section are the following:

- i) Block diagram
- ii) Schematic D2217
- iii) Overlay 2219 sheets 1 and 2
- iv) Photograph 2218B component and solder side
- v) Mechanical 2220 drilling diagram.

THEORY OF OPERATION

Module: PSK Data Recovery (FI-2218B)

Schematic D2217

Component Overlay D2219

Operational Description:

As was described in the theory of operation of the data and video transmitter, the PSK data signal was obtained by modulating a local oscillator carrier with a data stream using a double balanced mixer. It can be proven from theory that if this same PSK data signal is mixed with the local oscillator carrier that was used to create it then the data can be recovered.

The circuitry on this card achieves this by recovering the local oscillator from the PSK signal, mixing it with the PSK signal and conditioning the data to achieve the desired output format. (See accompanying block diagram and schematic D2217)

Carrier Recovery:

PSK Signal Squarer:

When a PSK signal is mixed with itself, it can be shown from theory that the resultant signal has only one frequency component at twice the frequency of the PSK carrier. As a result of band limiting and pick up of higher frequency TTL signals, we get other mixing products which must be filtered out. We also get amplitude variations with bit patterns which give rise to some edge jitter in the recovered carrier. This is minimized

by having a very selective filter set to twice the carrier frequency.

In this application, the PSK input signal is buffered and adjusted for proper input levels to the double balanced mixer (M1) by Q1 and Q2. One signal is applied to the local oscillator (LO) port of M1 while the other is injected into the intermediate frequency (IF) port of M1. The output at the radio frequency (RF) port of M1 is a low level signal whose main frequency component is at exactly twice the PSK carrier frequency. In this case, the PSK carrier used is 12.0000 Mhz and the recovered signal has a main frequency component at 24.0000 Mhz.

Tuned Filters:

Two tuneable tuned filters using Q6 and Q8 are used to provide high gain and a high degree of selectivity to the output signal of the squarer around 24.0000 Mhz. Two stages are used for better performance. CV2 and CV3 are adjusted to achieve a maximum output signal at 24.0000 Mhz.

This is the most sensitive adjustment on this circuit board and care must be exercised in setting CV2 and CV3 if proper data recovery is to occur.

Buffer and Gain Stage:

As in the case of the tuned filters, FETs are used since they provide a very high input impedance which is necessary to achieve high Q filters. So Q10 simply acts as a unity gain high input impedance buffer while Q12 provides the gain necessary to make the signal at its collector compatible with TTL logic elements.

Signal Conditioner:

It consists of an a.c. coupled d.c. biased Schmitt trigger

NAND gate which provides a TTL level version of the 24.0000 Mhz

signal while removing some edge uncertainty due to noise.

Carrier Recovery:

Since we have a signal at twice the carrier frequency, in digital form, it is easy to produce the carrier by dividing the signal by 2 digitally, using a flip-flop (IC2). We now have a signal which has exactly the same fundamental frequency as the PSK data carrier. It is not necessary to filter the signal to produce a sinewave since the higher frequency mixing products will be rejected at a later stage by the data signal lowpass filter.

Carrier Level Adjust Driver:

The carrier level is set by adjusting RV2 and Q15 provides the drive to the double balanced mixer (M2).

Data Recovery:

Data Signal Regenerator:

As was mentioned in the introduction, the data signal can be recovered by mixing the PSK signal with the recovered carrier using a double balanced mixer (M2). The PSK signal is supplied to the RF port of M2 via Q3 and the recovered carrier is applied at the LO port. The data signal, with higher frequency mixing products superposed on it, is then present at the IF port of M2.

The relative phase between the PSK signal carrier and the recovered carrier will determine if the recovered data is inverted or in phase with the transmitted data. This factor is of little concern since the demultiplexer will recognize and rectify any data inversion. However, it should be noted that once the system is operating and data is recovered, the data should no longer flip from a non-inverted to an inverted state. If this condition arises, then CV2 and CV3 in the carrier recovery circuit are not properly adjusted or some transient condition caused a temporary phase shift in the recovered carrier.

Data Signal Lowpass Filter:

This lowpass filter with a very sharp roll-off above 5 Mhz is used to remove high frequency components from the data signal. It enhances the data recovered by threshold detection.

Constant Fraction Threshold Generator:

The filtered data signal is monitored and a threshold level is produced at the output of IC4. The threshold voltage is a constant fraction of the peak-to-peak voltage of the data signal regardless of data signal amplitude variations arising from different data bit patterns. The threshold level is set by RV1 and is used to adjust the duty cycle of the unconditioned recovered data at the output of the comparator, IC3.

Data Recovery:

This is performed by IC3 which compares the incoming filtered data signal to the set threshold voltage and produces the recovered, unconditioned, TTL level data. Some jitter is present on the edges of this data but this will be removed in the data conditioner once the data clock is recovered from the unconditioned data.

Clock Recovery:

Clock Extractor Ringing Circuit:

Consists of a "tank" circuit set to resonnate at a frequency equal to half the data baud rate (e.g. 2 Mhz). The scrambler circuit on the multiplexer board ensures that there will be no more than 10 consecutive ones or zeroes between transitions in the multiplexed data stream. Every time a transition appears at TP39 (see schematic), it is differentiated by the C18, R15 combination to produce a negative going pulse which sets the resonnant circuit formed by L6, C24, and CV6 into a decaying oscillation. CV6 is adjusted to obtain the right oscillating frequency such that we have a signal which is of the same frequency as the clock that was used to generate the data.

Phase Shifter:

It is used to produce a phase shift in the recovered clock such that it falls in the center of the unconditioned data bit at the conditioning flip-flop (IC10). This removes the possibility of data errors due to edge jitter of the data bit rising edge relative to that of the data clock.

Limiter:

Limits the oscillating clock signal such that its amplitude and frequency information will remain constant regardless of the data bit stream present.

Extracted Clock Conditioner:

Adjusts the unconditioned extracted clock duty cycle and produces a TTL level extracted clock signal.

Phase Comparator:

Compares the phase of the extracted clock with that of the output of the voltage controlled oscillator (VCO) and produces a control voltage which changes the frequency of oscillation of the VCO until both signals are of the same frequency and phase. At this point, there is no longer any change in the control voltage and the output of the VCO is stable.

Voltage Controlled Oscillator:


With the phase comparator, it produces a phase-locked loop (PLL) which is used to lock on to the major frequency component of the extracted clock and produce a stable recovered clock output. It is used to clock the unconditioned recovered data through the data conditioner flip-flop (IC10). The PLL removes clock edge jitter and suppresses the negative effects of minor transients on the clock recovery process.


Data Conditioner:


A D-type flip-flop which produces the recovered data from the unconditioned recovered data. It also corrects the data/clock relationship required for the demultiplexer.


Output Driver:


Provides off-board drive capability at TTL levels for the recovered data and recovered clock signals.















REVISIONS

REV DATE DESCRIPTIONS



A	HOLE	
N QTY	DESCR	SYM
2	.125	A
15	.050	В
	.037	OTHERS
	.03/	OIHERS

NOTES.

1) ALL HOLES TO BE DRILLED ON PAD CENTERS

2) HOLE DIAMETERS TO BE AFTER PLATING

ITEM QTY	PART NO.					
NEXT ASSY	2219.					
UNLESS OTHERWISE SPEC	OFIED	EOLIN	DATION	INIC	TOLIM	ENTC
DIMENSIONS:	F	FOUN	DALION	IIAO	I UOIA	EIA I 2
TOLERANCES! XX 1.010			OTTAWA			
.XXX 2.005		OT TAYYA				
ANGLES 21	1/2" DATE: 82	2-10-14	PROJ. NO: 510	1113	DRAWN BY	·PC
SURFACES:	UNIC. DE	-10-14	FR03.110. CTC		DIDANI DI	· · · · · · · · · · · · · · · · · · ·
REMOVE BURRS & SHARP E			RECO	VER	4	
MATERIAL: 510,00	62 THK, GLASS COPPER EAC	S EPOXY	SCALE: 1/1	•	SHEET	OF
FINISH CTS GOL	E .000Z/.00	DO3 THK	APPROVAL: 17/6	for \$2193	DWG NO:	222C

INFORMATION CONTAINED IN THIS DRAWING IS PROPRIETARY TO FOUNDATION INSTRUMENTS AND SHALL NOT BE DISCLOSED TO ANYONE OTHER THAN PERSONS AUTHORIZED BY THE COMPANY TO WHOM FOUNDATION INSTRUMENTS HAS FURNISHED THIS DRAWING

·

•

2

1

3.10 Data and Video Separator

This section contains the data and video separator theory of operation. Included in this section are the following:

- i) Block diagram
- ii) Schematic D2209
- iii) Overlay D2211
- iv) Photograph PCB 2210B component and solder side
- v) Mechanical PCB drilling diagram.

THEORY OF OPERATION

Module: Data and Video Separator (FI-2210B)

Schematic D2209

Component Overlay D2211

Operational Description:

The circuitry on this card takes the signal from the fibre optic receiver (FORX) and separates the data signal from the video signal. The data signal is monitored and an amplitude gain control (AGC) circuit maintains constant output signal levels thus reducing any effects due to degradation of the optical link. (See accompanying block diagram and schematic D2209)

Variable Gain Amplifier:

Amplifies the low level output signal of the FORX. Its gain is variable and is set by the value of a voltage controlled variable resistance (RV4). Both elements are part of an amplitude gain control (AGC) loop that is used to maintain a constant data signal output level regardless of variations in the amplitude of the signal received by the FORX. Such variations could arise fom the use of fibre optic links of different lengths or optical power losses due to splices, sharp bends or long term degradations in the optical fibre. The amplifier has two outputs. One leads to a circuit dedicated to recovery of the video signal while the other goes to a circuit dedicated to the recovery of the data signal.

Video Separator Lowpass Filter:

A lowpass filter with very high roll-off and signal rejection above 5.5 Mhz. It is used to suppress any data signal that would degrade the video signal quality.

Video Output Level Adjustment:

The video signal level desired at the video output is set by adjusting RV2.

Video Output Driver:

Provides an output impedance of 75 ohms and the drive capability required for the video output signal.

Data Signal Separator Highpass Filter:

A highpass filter with very high roll-off and signal rejection below 8 Mhz. It is used to remove the video signal from the data signal which regulates the AGC action and is used by the data recovery circuitry on card FI-2218B.

Gain Stages:

Q1 and Q3 provide the required gain as well as buffering and driving their respective filters.

Data Signal High Frequency Rejection Filter:

A lowpass filter with sharp roll-off above about 20 Mhz. It is used to suppress any high frequency interference that might have been picked up by the low level signal at the FOTX and FORX.

Data Signal Output Driver and Level Adjustment:

Provides a low impedance drive for the output data signal whose level can be set by adjusting RV3.

Peak Detector:

Monitors the data signal and provides a d.c. voltage to the feedback

gain controller which is proportional to the peak value of the data signal.

Gain Control Voltage Reference:

IC4 is a stable voltage source and RV1 provides an adjustable reference voltage to the feedback gain controller which represents the desired output data signal level.


Feedback Gain Controller:


Consists of an integrator amplifier which compares the set reference voltage and the output of the peak detector and generates an error voltage which is used to change the gain of the input amplifier. This in turn changes the output of the peak detector and the process stabilizes when the desired output data level is reached and the output of the peak detector is equal to the set voltage reference. Capacitor C5 is selected large enough to ensure the stability of the AGC loop. The AGC can maintain a constant output data signal level for an input level variation of about 12 decibels. The circuit is set up somewhere within this range to allow for both increases or decreases in the input level while maintaining the desired output levels.


Voltage Controlled Variable Resistance:


It is a Vactrol which consists of a light emitting diode (LED) and, a photoresistor whose resistance changes as the current through the LED changes. So a change in the output voltage of the feedback gain controller will result in a change in the resistance which sets the gain of the input amplifier. This characteristic allows the AGC action to occur.


Land Tactical Data & Video Seperator (D2209)














3.11 Descrambler and F. Bit Recovery

This section details the descrambler and F. bit recovery theory of operation. In addition, this section contains the following:

- i) Block diagram
- ii) Schematic D2213
- iii) Overlay D2215
- iv) Photograph PCB 2214A component and solder side
- v) Mechanical 2216 drilling diagram.

THEORY OF OPERATION

Module: Descrambler and F-Bit Recovery Board (FI-2214A)

Schematic No. D2213

Component Overlay D2215

Operational Description:

See accompanying block diagram and schematic no. D2213.

Descrambler:

Decodes incoming data stream to original multiplexed format. An option to disable the descrambler from the system can be accomplished by removing jumper J1 and configuring J2 and J3 such that pin 5 and 2 of IC3 are connencted to GND.

Signal Conditioner:

Corrects the output clock/data relationship.

Parity Corrector:

Detects an inversion in the descrambled data stream and corrects it. Incorporates two cascaded D-type flip-flops, the first of which is clocked by a signal in phase with the F-Bit of the data stream, the second being toggled by the first. The parity bit channel at the demultiplexer is detected by the first flip-flop and if low implies that the descrambled data is inverted. Under this condition the first flip-flop can clock and toggle the second and reinvert the data at the EX.OR gate IC9. The parity bit will then be high indicating correct data polarity. This signal will now disable the first flip-flop preventing any further toggling, preserving the status quo.

The possibility of inverted descrambled data arises from the PSK transmission method used. An inversion has no effect on the ability of the F-bit recovery scheme.

F-bit Generator:

Produces a signal that coincides with the frame synch bit in the data stream. Consists of tow cascaded synchronous counters, IC21 and IC22, whose 26th count is detected by a NAND gate and is used to reset the counters synchronously on the next clock cycle, (count 27), which coincides with the detection by a D-type flip-flop IC17. Essentially this flip-flop generates an output signal in phase with the data stream frame synch bit, once synchronization has been achieved.

F-bit Synchronizer:

Aligns the frame synch bit generated with the F-bit in the descrambled data stream. A shift register, IC18 initially clocks in two bits in the descrambled stream, 27 bits apart. The 27 bit spacing means these two bits occupy the same channel slot in the multiplexed stream, and if alignment is made this slot will be occupied by the alternating F-bit.

If IC18 does not clock in the correct slot the D-type flip-flop, IC17 will output a one clock cycle long reset signal to the F-bit generator counters such that counting begins one slot over in the multiplexed stream. This implies IC18 will latch in data in the adjacent slot as well. In this way, a search is made of the descrambled data for the F-bit position.

In greater detail after a reset from pin 5 of IC17, 2 data bits are selected by IC18 before a decision is made whether a shift in the

data stream is required or more data bits in this time slot need to be observed. This is accomplished by the F-bit Counter holding the D input to the resetting flip-flop high for the two initial IC18 shift cycles. The first two shift register outputs are then examined for an alternating pattern, (eg. 10 or 01). If none exists a reset occurs and the process repeats itself with an adjacent time slot. If an alternating pattern exists, the shift register cycles four more times before the F-bit Synchronizer determines that the frame synch bit has been detected. If at any time within these four cycles the alternating pattern is not preserved, the reset procedure is initiated. Once an alternating pattern is present across the first six outputs of the shift register, the F-bit Counter forces a condition at the input to the reset flip-flop that prevents single errors in the descrambled F-bit from causing a reset. In fact, complete synch loss, meaning no alternation at all of the 3 EX.OR gates (IC16) that detect this condition would necessitate a reset.

F-bit Conditioner:


Corrects the data/Frame-synch bit timing required for the demultiplexer.


F-bit Redundent Generator:


Cascaded synchronous counters that generate a pulse coincident with the frame synch. If one frame synch pulse is lost, this generator will substitute its own frame synch to prevent loss in data transmission.


Output Driver:


Allows the Descrambled Data Out and Frame Synch Bit Out signals to drive off board components.














3.12 <u>Data Demultiplexer</u>

This section explains the data demultiplexer theory of operation. Included in this section are the following:

- i) Block diagram
- ii) Schematic D2221
- iii) Overlay D2223
- iv) Photograph, PCB 2222B component and solder side
- v) Mechanical 2224 drilling diagram.

THEORY OF OPERATION

Module: Data Demultiplexer (FI-2222B)

Schematic No. D2221

Component Overlay D2223

Operational Description:

See accompanying block diagram and schematic no. D2221

Signal Conditioner:

An input D-type flip-flop that connects the incoming clock/data relationship for proper shift register operation.

Shift Registers

Cascaded shift registers whose parallel outputs expose the entire multiplexed stream to the inputs of the output latches.

Output Latches:

Loaded every 27 shift register clock cycles by an external load command that is synchronized to the F-bit.

Output Driver:


Interfaces the Codec CK and Data Parity Out channels with the Descrambler and F-Bit Recovery board.


S1 to S6:


Manual switches that provide a choice between codec or data information over channels 1-12. They must be toggled identically to those on the multiplexer.


TTL/MIL-STD-188C Interface:


Converts outgoing data from TTL to MIL-STD-188C levels.













3.13 Power Supply

The Land Tactical power supply is designed to fit into a prespecified, constricting mechanical space. As a result, the transformers employed are toroidals, mounted on the case for heatsinking. The following includes:

- i) Schematic 2588
- ii) Parts list 2589
- iii) Toroidal Transformer data sheet
- iv) Mechanical D2022 extender case flange.



J



NOTE (-) FILTERING CAPACITORS ARE TO BE MOUNTED AS CLOSE AS POSSIBLE TO THEIR RESPECTIVE IC'S.

ITEM QTY PA	RT NO.	,	OH				
UNLESS OTHERWISE SPECIFIED DIMENSIONS: TOLERANCES:,XX ±.010 .XXX ±.005	F	FOUNDATION INSTRUMENTS OTTAWA					
ANGLES 11/2° SURFACES:	DATE: 83	-03-02	PROJ. NO: 610113	DRAWN BY: R.			
NEMOVE BURRS (SHARP EDGES	PWR	SUPPLY	CDN.LAND	TACTICAL			
MATERIAL:			SCALE:	SHEET OF			
FINISH:			APPROVAL: K.Uja-	DWG NO: 2588			

INFORMATION CONTAINED IN THIS DRAWING IS PROPRIETARY TO FOUNDATION INSTRUMENTS AND SHALL NOT BE DISCLOSED TO ANYONE OTHER THAN PERSONS AUTHORIZED BY THE COMPANY TO WHOM FOUNDATION INSTRUMENTS HAS FURNISHED THIS DRAWING

1

:

2

1

REVISIONS DATE REV DESCRIPTIONS

> 180316 TRANSFORMER HAMMOND TI 180140 TRANSFORMER HAMMOND 165 LM209K VOLTAGE REGULATOR, +5V NATIONAL K3 7912KC VOLTAGE REGULATOR, -12V FAIRCHILD K2 7812KC VOLTAGE REGULATOR, + 12V FAIRCHILD 101,4 KBPC102 BRIDGE RECTIFIER, 3A. MOTOROLA 5,9,10 CAPACITOR, 1000 UF, 40V. ELECTROLYTIC 14.8,13 O.I UF , SOV , CERAMIC C3,7,12 2.2 UF . IG VDC , TANTALUM -2,6,11 4.7 UF , 35 V . TANTALUM CAPACITOR. 2200 UF , 35V, ELECTROLYTIC CI ITEM QTY PART NO. DESCRIPTION UNLESS OTHERWISE SPECIFIED FOUNDATION INSTRUMENTS DIMENSIONS: TOLERANCES: XX 1,010 **OTTAWA** .XXX 1.005

INFORMATION CONTAINED IN THIS DRAWING IS PROPRIETARY TO FOUNDATION INSTRUMENTS AND SHALL NOT BE DISCLOSED TO ANYONE OTHER THAN PERSONS AUTHORIZED BY THE COMPANY TO WHOM FOUNDATION INSTRUMENTS HAS FURNISHED THIS DRAWING

2

SURFACES:

FINISH:

ANGLES 11/2"

REMOVE BURRS & SHARP EDGES MATERIAL:

DATE: 83-03-03

PROJ.NO: BIOII3

SCALE:

PWR SUPPLY CON LAND TACTICAL


APPROVAL: R Use

DRAWN BY: R.

DWG NO: 2589

SHEET

TOROIDAL POWER TRANSFORMERS 180 & 181 SERIES



Typical 181 K20

Open or Potted — Flexible Leads

- All models have 120/240 V, 50/60 Hz primaries.
- · Split winding secondaries for single or dual output power supplies.
- . Open or potted models have 8" long flexible leads.
- Regulation from 4.3 to 25%.
- Hipot test between primary & secondary is 2500 volts RMS.
- Max. ambient temp. is 55°C for full power rating.
- Available in open (180 Series) or potted (181 Series) models.
- · Centre hole clearance for #8 hardware.
- Open units supplied with 2 insulating washers and 1 metal centering washer.

Typical 180 K12

PRIMARIES 120/240 VOLTS, 50/60 Hz

Second Series	Parallel	Second Series	Parallel	Total VA	Cat. No. Open	Outside Dia.	one Height	Cat. No. Potted	Outside Dia.	ons Height
12.6	6.3	1.19	2.38	15	180 K12	2.38	1.38	181 K12	2.5	1.5
16	8	.94	1.88	15	180 J16	2.38	1.38	181 J16	2.5	1.5
20	10	.75	1.50	15	180 H20	2.38	1.38	181 H20	2.5	1.5
30	15	.50	1.0	15	180 G30	2.38	1.38	181 G36	2.5	1.5
12.6	6.3	2.38	4.76	30	180 L12	2.75	1.63	181 L12	3.00	1.75
16	8	1.88	3.76	30	180 L16	2.75	1.63	181 L16	3.00	1.75
20	10	1.5	3.0	30	180 K20	2.75	1.63	181 K20	3.00	1.75
24	12	1.25	2.5	30	180 K24	2.75	1.63	181 K24	3.00	1.75
30	15	1.0	2.0	30	180 J30	2.75	1.63	181 J30	3.00 .	1.75
40	20	.75	1.5	30	180 H40	2.75	1.63	181 H40	3.00	1.75
16	8	3.13	6.26	50	180 M16	3.13	1.63	181 M16	3.38	1.75
20	10	2.5	5.0	50	180 M20	3.13	1.63	181 M20	3.38	1.75
24	12	2.1	4.2	50	180 L24	3.13	1.63	181 L24	3.38	1.75
30	15	1.67	3.34	50	180 K30	3.13	1.63	181 K30	3.38	1.75
40	20	1.25	2.5	50	180 K40	3.13	1.63	181 K40	3.38	1.75
50	25	1.0	2.0	50	180 J50	3.13	1.63	181 J50	3.38	1.75
20	10	4.5	9.0	90	180 N20	3.50	1.88	181 N20	3.63	2.0
24	12	3.75	7.5	90	180 N24	3.50	1.88	181 N24	3.63	2.0
30	15	3.0	6.0	90	180 M30	3.50	1.88	181 M30	3.63	2.0
40	20	2.25	4.5	90	180 L40	3.50	1.88	181 L40	3.63	2.0
50	25	1.80	3.6	90	180 K50	3.50	1.88	181 K50	3.63	2.0
70 240	35 120	1.29	2.58	90 90	180 J70 180 F240	3.50 3.50	1.88 1.88	181 J70 181 F240	3.63 3.63	2.0



TOROIDAL POWER TRANSFORMERS CONT'D. 180 & 181 SERIES


Secondary Volts		Seconda	ry Amps	Total	Cat. No.	Dimensions		
Series	Parallel	Series	Parallel	VA	Open	Outside Dia.	Height	
24	12	5	10	120	180 P24	4.00	2.25	
30	15	4	8	120	180 N30	4.00	2.25	
40	20	3	6	120	180 M40	4.00	2.25	
50	25	2.4	4.8	120	180 L50	4.00	2.25	
70	35	1.7	3.4	120	180 K70	4.00	2.25	
240	120	.5	1.0	120	180 G240	4.00	2.25	
40	20	4	8	160	180 N40	4.20	2.25	
50	25	3.2	6.4	160	180 M50	4.20	2.25	
50 70	35	2.29	4.58	160	180 L70	4.20	2.25	
240	120	.67	1.34	160	180 H240	4.20	2.25	
40	20	5.63	11.26	225	180 Q40	4.63	2.50	
50	25	4.5	9.0	225	180 P50	4.63	2.50	
70	35	3.2	6.4	225	180 M70	4.63	2.50	
240	120	.94	1.88	225	180 J240	4.63	2.50	
50	25	6	12	300	180 Q50	5.00	2.63	
70	35	4.29	8.58	300	180 N70	5.00	2.63	
90	45	3.33	6.66	300	180 M90	5.00	2.63	
56	28	8.93	17.86	500	180 R56	5.75	3.00	
70	35	7.14	14.28	500	180 Q70	5.75	3.00	
90	45	5.56	11.12	500	180 P90	5.75	3.00	
110	55	4.55	9.10	500	180 N110	5.75	3.00	


NOTE - All dimensions in inches, tolerance .125 inches max.

Application benefits for Toroidal Power Transformers


- 1. They are generally smaller and lighter.
- Their low magnetising VA can give savings in open circuit power,e.g. instant-on circuitry.
- The toroidal core provides lower core loss and a reduction in electrically induced noise (hum).
- 4. The inherent characteristic of the toroidal design reduces audible noise.
- Another physical characteristic is its low profile being more adaptable to requirements of power supplies in modern electronic equipment.

Typical Mounting Method 180 Series






120V PARALLEL PRIMARIES SERIES CONNECTED SECONDARIES




240V SERIES PRIMARIES
PARALLEL CONNECTED SECONDARIES



240V SERIES PRIMARIES INDEPENDENT SECONDARIES

Item 1 & 2 Supplied. Items 3, 4, 5 not supplied.

NOTE: Do not short plate #2 to mounting surface.



3.14 Backplane Connections

This section details the interconnections from the Malco connector to the rear backplane. The following are included:

- i) Malco connector assembly
- ii) Photograph Malco connector
- iii) Overlay pin connections
 - iv) Overlay PCB locations
 - v) Overlay 2447 designated pin outs
 - vi) Wiring List 2423 sheets 1 through 5
 - vii) Photograph backplane wiring
 - viii) Photograph assembled card cage and signal input panel
 - ix) Mechanical 2020 edge connector bracket
 - x) Mechanical 2334 ground buss
 - xi) Mechanical 2024 Extender PCB master.




CAN CONNECTORS MINI-CAN ASSEMBLIES

MINI-CAN ASSEMBLY WITH MOLDED INSERTS


STANDARD OFF-THE-SHELF CONFIGURATIONS

Part No.	Description	"A"
451-1001-303	52 Pin-Shown (4) Rows—.150 spc.	.760්
451-1000-303	26 Pin — Shown (2) Rows — 1150 spc.	:560



MINI-RACK ELECTRICAL SPECIFICATIONS (per connection)

Current Rating	3 amps V.C. or A.C.
Working Voitage	
Breakdown Voltage	approx. 1.5 KV
Contact Resistance	
Insulation Resistance	5000 megohms
Dry Circuitry	0.1 microvolt .10 milliamps
Operating Temperature	may continuous 95°C



VIEW OF LAND TACTICAL EXTERNAL CONNECTORS FROM $\underline{\sf INSIDE}$ OF INPUT SIGNAL PANEL

VIDEO IN

(0)

BNC CONNECT


122_


FUSE HOLDER

POWER CABLE

NOTE: ON TWO INPUT SIGNAL PANELS THE FUSE HOLDER AND POWER CABLE ARE ON THE RIGHT HAND SIDE.

LAND TACTICAL PCB LOCATION





BACKPLANE CODEC WIRING

WIRE	LIST	F	F	OUNDA		INSTRUMEN	TS OTTAWA	DWG NO. 2423	REV.
APPROVAL		CONTRACT NO. 810113	CONTRAC	T	LAND TA	ACTICAL		SHEET 1 OF 5	DATE
WIRE NO.	,	FUNCTION	AWG	TYPE	Connect	FROM tor - Pin	TO Connector - Pin	COLOR	
	CH CH CH CH CH CH CH CH CH CH CH CH CH C	H.1 Codec H.2 " H.3 " H.4 " H.5 " H.6 " H.7 " H.8 " H.10 " H.11 " H.12 " H.3 " H.4 " H.5 " H.6 " H.7 " H.8 " H.9 " H.10 " H.11 " H.12 "	11 11 11 11 11 11 11	Strande "" "" "" "" "" "" "" "" "" "" "" "" ""	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	7 - 9 7 - 15 7 - 21 7 - 27 7 - 33 7 - 39 7 - 45 7 - 51 7 - 57 7 - 63 7 - 69 7 - 75 2 - 11 2 - 18 2 - 21 2 - 28 2 - 31 2 - 38 2 - 41 2 - 48 2 - 51 2 - 58 2 - 61 2 - 68	J8 - 12 J8 - 26 J8 - 38 J8 - 52 J8 - 66 J8 - 82 J1 - 11 J1 - 25 J1 - 37 J1 - 51 J1 - 65 J1 - 81 J8 - 14 J8 - 28 J8 - 42 J8 - 54 J8 - 68 J8 - 84 J1 - 13 J1 - 27 J1 - 41 J1 - 53 J1 - 67 J1 - 83	YELLOW/ WHITE	

WIRE	LIST F	FOUN	NDATION INSTRUMENT	S OTTAWA	DWG NO. 2423	REV.
APPROVAL	CONTRACT NO. 810113	CONTRACT	LAND TACTICAL		SHEET 2 OF 5	DATE
WIRE NO.	FUNCTION	AWG TY	PE FROM Connector - Pin	Connector - Pin	COLOR	
	CH.1 Data CH.2 '' CH.3 '' CH.4 '' CH.5 ''	. 11 1	nded J2 - 12 J2 - 17 J2 - 22 J2 - 27 J2 - 32	J9 - D1 J9 - D2 J9 - D3 J9 - D4 J9 - D5	GREEN/ WHITE	
	CH.6 " CH.7 " CH.8 " CH.9 " CH.10 "	11 1	J2 - 37 J2 - 42 J2 - 47 J2 - 52 J2 - 57	J9 - D6 J9 - D7 J9 - D8 J9 - D9 J9 - D10	BLUE/ WHITE	
·	CH.11 " CH.12 " CH.13 " CH.14 " CH.15 "	11 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	J2 - 62 J2 - 67 J2 - 13 J2 - 16 J2 - 23	J9 - D11 J9 - D12 J9 - C1 J9 - C2 J9 - C3	YELLOW/ WHITE	
	CH.16 '' CH.17 '' CH.18 '' CH.19 '' CH.20 '' CH.21 ''	11 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	J2 - 26 J2 - 33 J2 - 36 J2 - 43 J2 - 46 J2 - 53	J9 - C4 J9 - C5 J9 - C6 J9 - C7 J9 - C8 J9 - C9	BLUE	
	CH.22 " CH.23 " CH.24 "	" ,	J2 - 56 J2 - 63 J2 - 66	J9 - C10 J9 - C11 J9 - C12		

EXTERNAL (TX) CODEC


WIRE	LIST	F	F	OUNDA	TION INSTRUMENT	rs ottawa	DWG NO. 2423	REV.
APPROVAL		CONTRACT NO. 810133	CONTRA	СТ	LAND TACTICAL	к -	SHEET 3 OF 5	DATE
WIRE NO.		FUNCTION	AWG	TYPE	FROM Connector - Pin	TO Connector - Pin	COLOR	
	СН	I.1 Codec	22	Strande	J8 - 9	J10 - D1 J10 - D2		
,		i.2 ''	11	11 11	J8 - 21 J8 - 23 J8 - 33	J10 - D3 J10 - D4 J10 - D5		
		1.4 "	11	11	J8 - 35 J8 - 47	J10 - D6 J10 - D7	YELLOW/	,
	СН	1.5 "	11 11	11	J8 - 49 J8 - 61 J8 - 63	J10 - D8 J10 - D9 J10 - D10	WHITE	
•	Сн	1.6 "	11 21	11	J8 - 75 J8 - 77	J10 - D11 J10 - D12		,
			·		·	, •		
		1.7 "	11	"	J1 - 8 J1 - 10 J1 - 22	J10 - C1 J10 - C2 J10 - C3	·	
,		1.8 "	11	11	J1 - 24 J1 - 34	J10 - C4 J10 - C5		C
,		i.10 "	11	11	J1 - 36 J1 - 48	J10 - C6 J10 - C7 J10 - C8	BLUE	
. ,	. CI	H.11 "	"	"	J1 - 50 J1 - 62 J1 - 64	J10 - C8 J10 - C9 J10 - C10		
	CI	H.12 "	11	11 .	J1 - 76 J1 - 78	J10 - C11 J10 - C12		
	. 'S:	IGNAL GROUND	11	11	POWER SUPPLY GROUND	J10 - D13		
		H H		**	ff ff st	J10 - C13	BLACK	
·			. .	,				·
•		· ,						

WIDE:	LICT	F	501115	EXTERNAL (RX) DATA		DWG NO.	REV.
′	LIST		FOUNDA	ATION INSTRUMENT	S OTTAWA	2423	
IPPROVAL	-	CONTRACT NO.	CONTRACT			SHEET	DATE
		810113	LAND TACT	ICAI.		4 of ⁵	
WIRE NO.		FUNCTION	AWG TYPE	FROM Connector - Pin	TO Connector - Pin	COLOR	
	CH CH - CH	.1 Data .2 " .3 " .4 "	22 Strand	J7 - 10 J7 - 16 J7 - 22 J7 - 28 J7 - 34	J9 - B1 J9 - B2 J9 - B3 J9 - B4 J9 - B5	GREEN/ WHITE	
	CH CH CH	1.6 " 1.7 " 1.8 " 1.9 "	11 11 11 11 11 11 11 11 11 11 11 11 11	.17 - 40 .17 - 46 .17 - 52 .17 - 58 .17 - 64	19 - B6 19 - B7 19 - B8 19 - B9 19 - B10	BLUE/ WHITE	
	CH CH CH	1.11 " 1.12 " 1.13 " 1.14 " 1.15 "	H H H H H H H H H H H H H H H H H H H	J7 - 70 J7 - 76 J7 - 11 J7 - 17 J7 - 23	J9 - B11 J9 - B12 J9 - A1 J9 - A2 J9 - A3	YELLOW/ WHITE	, ·
	CI CI CI CI CI CI CI	1.16 " 1.17 " 1.18 " 1.19 " 1.20 " 1.21 " 1.22 " 1.23 "		J7 - 29 J7 - 35 J7 - 41 J7 - 47 J7 - 53 J7 - 59 J7 - 65 J7 - 71 J7 - 77	.19 - A4 .19 - A5 .19 - A6 .19 - A7 .19 - A8 .19 - A9 .19 - A10 .19 - A11 .19 - A12	BLUE	
·	L .	IGNAL GROUND	п	POWER SUPPLY GROUND	J9 - B13 J9 - A13	BLACK	

EXTERNAL (RX) CODEC

WIRE	,	F	<u> </u>	DUNDA	TION INSTRUMENT	S OTTAWA	DWG NO. 2423	REV.
PPROVAL	•	CONTRACT NO. 810113	ÇONTRAC	Τ	LAND TACTICAL		SHEET 5 OF 5	DATE
WIRE NO.		FUNCTION	AWG	TYPE	Connector FROM Pin	Connector - Pin	COLOR	
	СН	.4 "	22	Strande " " " " " " " " " "	d J8 - 15 J8 - 17 J8 - 29 J8 - 31 J8 - 43 J8 - 45 J8 - 55 J8 - 57 J8 - 69 J8 - 71	J10 - B1 J10 - B2 J10 - B3 J10 - B4 J10 - B5 J10 - B6 J10 - B7 J10 - B8 J10 - B9 J10 - B10	GREEN/ WHITE	
*	сн сн	.7 " .8 " .9 " .1.10 "	11 11 11 11 11 11 11	11 11 11 11 11 11 11 11	J1 - 16 J1 - 18 J1 - 30 J1 - 32 J1 - 44 J1 - 46 J1 - 56 J1 - 58 J1 - 70 J1 - 72	J10 - A1 J10 - A2 J10 - A3 J10 - A4 J10 - A5 J10 - A6 J10 - A7 J10 - A8 J10 - A9 J10 - A10	BLUE/ WHITE	.1901
	SI	GNAL GROUND '' '' '' '' '' '' '' '' '' '' '' '' '	11 11 11 11	11 11 11 11	POWER SUPPLY GROUND '' '' '' '' '' '' '' '' '' '' '' ''	J10 - B11 J10 - B12 J10 - B13 J10 - A11 J10 - A12 J10 - A13	BLACK	
								,

TOROIDAL POWER TRANSFORMERS 180 & 181 SERIES



Typical 181 K20


Open or Potted — Flexible Leads

- All models have 120/240 V, 50/60 Hz primaries.
- · Split winding secondaries for single or dual output power supplies.
- . Open or potted models have 8" long flexible leads.
- · Regulation from 4.3 to 25%.
- Hipot test between primary & secondary is 2500 volts RMS.
- Max. ambient temp. is 55°C for full power rating.
- · Available in open (180 Series) or potted (181 Series) models.
- · Centre hole clearance for #8 hardware.
- Open units supplied with 2 insulating washers and 1 metal centering washer.


Typical 180 K12


PRIMARIES 120/240 VOLTS, 50/60 Hz


Second Series	Parallel	Second Series	Parallel	Total	Cat. No. Open	Dimension Outside Dia.	Height	Cat. No. Potted	Dimension Outside Dia.	Height
12.6	6.3	1.19	2.38	15	180 K12	2.38	1.38	181 K12	2.5	1.5
16	8	.94	1.88	15	180 J16	2.38	1.38	181 J16	2.5	1.5
20	10	.75	1.50	15	180 H20	2.38	1.38	181 H20	2.5	1.5
30	15	.50	1.0	15	180 G30	2.38	1.38	181 G30	2.5	1.5
12.6	6.3	2.38	4.76	30	180 L12	2.75	1.63	181 L12	3.00	1.75
16	8	1.88	3.76	30	180 L16	2.75	1.63	181 L16	3.00	1.75
20	10	1.5	3.0	30	180 K20	2.75	1.63	181 K20	3.00	1.75
24	12	1.25	2.5	30	180 K24	2.75	1.63	181 K24	3.00	1.75
30	15	1.0	2.0	30	180 J30	2.75	1.63	181 J30	3.00 .	1.75
40	20	.75	1.5	30	180 H40	2.75	1.63	181 H40	3.00	1.75
16	8	3.13	6.26	50	180 M16	3.13	1.63	181 M16	3.38	1.75
20	10	2.5	5.0	50	180 M20	3.13	1.63	181 M29	3.38	1.75
24 30 40	12 15 20	2.1 1.67 1.25	4.2 3.34 2.5	50 50 50	180 L24 180 K30 180 K40	3.13 3.13 3.13	1.63 1.63 1.63	181 K30 181 K40	3.38 3.38 3.38	1.75 1.75 1.75
50	25	1.0	2.0	50	180 J50	3.13	1.63	181 J50	3.38	1.75
20	10	4.5	9.0	90	180 N20	3.50	1.88	181 N20	3.63	2.0
24	12	3.75	7.5	90	180 N24	3.50	1.88	181 N24	3.63	2.0
30	15	3.0	6.0	90	180 M30	3.50	1.88	181 M30	3.63	2.0
40	20	2.25	4.5	90	180 L40	3.50	1.88	181 L40	3.63	2.0
50	25	1.80	3.6	90	180 K50	3.50	1.88	181 K50	3.63	2.0
70 240	35 120	1.29	2.58	90 90	180 J70 180 F240	3.50 3.50	1.88	181 J70 181 F240	3.63 3.63	2.0



XE1 XE3 XE4 XL2 XE5 XE6 0







4.0 OPERATING PROCEDURE

This section details the set-up required for the correct operation of the Land Tactical System.

4.1 LAND TACTICAL SYSTEM OPERATING PROCEDURE OVERVIEW

INTRODUCTION:

The following describes the hardware, test equipment, input signals and procedures required to make full use of the Land Tactical communication system's video, audio and data transmission capabilities.

HARDWAKE REQUIRED:

- 2 Land Tactical modified signal input panels.
- 1 1000m or 500m connectorized fibre optic link.
- 2 Multiplexer boards (FI-2206A)
- 2 Data and Video Transmitter boards (FI-2202B)
- 2 Data and Video Seperator boards (FI-2210B)
- 2 PSK Data Recovery boards (FI-2218B)
- 2 Descrambler and F-Bit Recovery boards (FI-2214A)
- 2 Data Demultiplexer boards (FI-2222B)
- 4 Duplex Voice Transmission Codec boards (FI-2386A)

TEST EQUIPMENT REQUIRED:

Video Signal Source - Video camera or test pattern generator.

Video Monitoring Equipment - Video Monitor or video test equipment.

Audio Signal Source - Microphone and microphone amplifier or audio signal generator.

- Audio Monitoring Equipment Audio amplifier and audio headset or audio test equipment.
- Data Signal Source MIL-STD-188C data pattern generator or TTL data pattern generator with TTL to MIL-STD-188C data level converter.(e.g. data interface cable constructed for factory testing.)
- Data Monitoring Equipment MIL-STD-188C data error detector or TTL data error detector with TTL to MIL-STD-188C data level converter (e.g. data interface cable constructed for factory testing.)

SUGGESTED EQUIPMENT:

- VIDEO Any video camera with BNC output, video monitor or video test equipment as sophisticated as desired.
- AUDIO See check out procedure for Duplex Voice Transmission.

 Codec (FI-2386A)
- DATA Pattern Generator/Error Detector (HP-3780A)

GENERAL SYSTEM SET-UP:

- Remove line power from both signal input panel boxes.
- Insert Land Tactical circuit boards that have been set-up and tested according to provided procedures into the appropriate slots of the connector mounting bracket (DWG. C2O2O). (For details see backplane wiring diagram (DWG. D2447) or the board placement diagram inside the extender flange (DWG. D2O22).
- Attach selected fibre optic link to both signal input panels.
- Apply line power to both signal input panel boxes.

A bi-directional link should now exist between the SIGNAL INPUT boxes. The following procedures describe how to establish video, audio and data communications over the link.

VIDEO LINK SET-UP:

- A 1.0 vp-p (140 i.r.e. units) differential or single-ended video signal is applied to connector J11 of the transmit end signal input panel via a BNC terminated cable.
- The transmission level adjustments as well as the 60Hz hum suppression adjustments are done internally and are discussed in the Data and Video Transmitter board (FI-2202B) check out procedure.
- A single-ended video output signal of approximately 1.0 Vp-p should then appear at connector J12 (BNC) of the receive end signal input panel when terminated by a 75 ohm load (video

monitor or video test equipment) via a 75 ohm BNC coax cable.

- The output level adjustment is done internally and is discussed in the Data and Video Separator board (FI-2210B) check out procedure.

Note: Slight output level adjustments may be required after initial set-up if the fibre optic link is replaced by another.

AUDIO LINK SET-UP:

- A -4 dBm differential audio input signal (e.g. 1.4 Vp-p sinewave from a 600 ohm audio signal source is applied at the 2 pins on the Malco connector, J10, of the transmit end signal input panel corresponding to the desired channel (see wire list #A2423, sheet #3 for the external (TX) codec connector pinout designation). Interfacing to the signal input panel connector J10 may be done using a multi-wire twisted pair cable coming from a patch panel and terminated with the mating Malco connector or using a Codec Interface cable provided for the factory acceptance test.
- The appropriate selector switches (S1-S6) on the Data Multiplexer board (FI-2206A) and the Data Demultiplexer board (FI-2222B) must be toggled such that the channel selected is dedicated to Codec data. (See Data Multiplexer schematic (DWG. D2205), Data Demultiplexer schematic (DWG. D2222) and markings on the circuit boards for details on the switch positions.)
- A differential audio output signal of approximately -7 dBm (into a 600 ohm load) should be present at the 2 pins on the Malco connector J10, of the receive end signal input panel corresponding to the desired channel (See wire list #A2423, Sheet #5 for the external (RX) Codec connector pinout designation). Interfacing to the input signal panel connector J10 may be done as described above.

Note: For the 2-wire channels (6 and 12), the pins designated on wire list #A2423, Sheet #3 are used for simultaneous transmission and reception of the audio signal via 2-wire devices like telephones and teletypes.

DATA LINK SET-UP:

- A MIL-STD-188C data signal (±6Vdc) is applied to the pin on the Malco connector, J9, of the transmit end signal input panel corresponding to the desired channel (See wire list #A2423, Sheet #2 for the external (TX) data connector pinout designation). Interfacing to the signal input panel connector J9 may be done using a multi-wire cable coming from a patch panel and terminated with the mating Malco connector or using a Data Interface Cable provided for the factory acceptance test.
- The appropriate selector switches (S1-S6) on the Data Multiplexer board (FI-2206A) and the Data Demultiplexer board (FI-2222B) must be toggled such that the channel selected is dedicated to data. (See Data Multiplexer schematic (DWG. D2205), Data Demultiplexer schematic (DWG. D2222) and markings on the circuit boards for details on the switch positions.)
- A MIL-STD-188C data signal should be present at the pin on the Malco connector, J9, of the receive end signal input panel corresponding to the desired channel (See wire list #A2423, sheet for the external (RX) data connector pinout designation). Interfacing to the signal input panel connector J9 may be done as described above.

NOTE: For MIL-STD-188C signals, a data "HIGH" state corresponds to a signal "LOW" (e.g. approximately -6Vdc.) and a data "LOW" state corresponds to a signal "HIGH" (e.g. approximately +6Vdc.)

4.2 CHECK OUT PROCEDURE

Module: Duplex Voice Transmission Codec (FI-2386A)
Schematic D2385 Sheets 1-6
Component Overlay D2387

Associated Modules:

- a) 4-wire Audio Interface (FI-2431A)
 Component Overlay No. 2432
 Master No. 2433
- b) 2-wire Audio Interface (FI-2435) Component Overlay No. 2436 Master No. 2437

Hardware Required:

One Land Tactical Backplane Housing (Signal Input Panel)
PSK Data and Video Tx (FI-2202B)
Data Multiplexer (FI-2206A)
Descrambler and F-Bit Recovery Board (FI-2214A)
Data Demultiplexer (FI-2222B)
Two Alligator Clip Leads
One Codec Interface Cable

Test Equipment Required:

One Microphone Mixer (FI-1500)
One Dynamic Microphone
One Audio Headset
Associated Audio Connector Cables
General Purpose Oscilloscope - 2 channels
Audio Generator

Audio Frequency Distortion Analyser (eg. HP-331A)

Noise Measuring Test Set (eg. Wilcom TI32)

Extender Card (FI-2023A)

Connections:

- 1. In the backplane housing, insert the Data Multiplexer (FI-2206A) into J2, the PSK Data and Video Tx (FI-2202B) into J3, the Descrambler and F-Bit Recovery board (FI-2214A) into J6, the Data Demultiplexer (FI-2222B) into J7 and the Duplex Voice Transmission Codec (FI-2386A) into J8.
- 2. Jumper the following test points accordingly;
 - a) TP47 of FI-2206A to TP2 of FI-2214A
 - b) TP12 of FI-2206A to TP3 of FI-2214A
- 3. Toggle the switches on the Data Multiplexer (FI-2206A) and the Data Demultiplexer (FI-2222B) to the CODEC position.
- 4. Connect the Codec Interface Cable to J10.

Procedure:

- 1. Apply power and check for:
 - a) +5 volts at the following locations;

IC Number	Pin Number
168	14
169	. 1
170	14

b) GND (OV) at the following locations;

IC Number	Pin Number
168	7

IC Number		Pin Number
169		8
170	ţ	7
1		8
31		8
61		8 .
101		8 ,
131		8
161		. 8

c) +12 volts at the following locations:

IC Number	Pin Number
1	16
2	24 and 12
3	16
31	16 .
32	24 and 12
33	16
61	16
62	24 and 12
63	16
101	16
102	24 and 12
103	16
131	`16
132	24 and 12
133	16
161	16
162	24 and 12
163	16
1 of Vertically	/ 4
Mounted Modules	(FI-2431A and FI-2435

d) -12 volts at the following locations:

IC Number	Pin Number
2 .	19
32	19
62	19
102	19
132	. 19
162	19
1 of Vertically	. 11
Mountèd Module s	(FI-2431A and FI-2435)

2. Check for the Godec Tx Clock and Godec output data at:

IC Number	Clock Pin Number	Data Pin Number
. 1	14	9
31	14	9
61	14	9
101	. 14	9 " `
131	14	9
161	14	9

3. Check for the Godec Rx Glock and ensure that its falling edge coincides with approximately the middle of an incoming data bit.

IC Number	Clock Pin Number	Data Pin Number
3	14	13
33	14	13
63	14	13
103	14	13
133 .	14	13
163	. 14	13

The following describes the audio tests required of the 4-wire channels 1 through 5:

4. Idle Channel Noise:

Connect the Noise Measuring Set to the output of an audio channel with its input terminated into 600 ohms. Make sure, as with all these tests that the test set input is terminated into 600 ohms. Idle channel noise should not exceed -60 dBm.

5. Cross Channel Isolation:

Apply to an audio input channel a 1 Khz. sinewave at 0 dBm. A 0 dBm signal is somewhat larger than the expected voice input magnitude of -4 dBm, (1.4 volts p-p).

With the Noise Measuring Set, measure the output of an adjacent channel with its input terminated into 600 ohms. Crosstalk should not be distinguishable from idle channel noise and thus cross channel isolation should be better than -60 dB.

6. Insertion Loss and Frequency Response:

Apply a 0 dBm, 1 Khz signal into a channel and ensure the output attenuation does not exceed 3 dB when terminated into 600 ohms.

Then sweep the audio generator to check the channel frequency response. Make sure the audio generator produces a constant output signal level over this frequency range.

The lower 3 dB cutoff frequency should not exceed 80 Hz. and the upper should not be less than 2.9 Khz when measured with respect to the attenuation seen at 1 Khz. As well, no frequency between 500 and 2500 Hz. should vary more than approximately 2 dB in magnitude from that at 1 Khz.

7. Harmonic Distortion:

Due to the nonlinearities created by the quantizing of the analogue signal, some harmonics will be generated by the codec operation. These will become more significant as the input level is decreased and the audio frequency increased.

The harmonic distortion can be measured by inserting a test tone on a channel and then "nulling" it out at the receive end with a distortion analyser and then measuring the sum total of all harmonics that remain. Typical worst case measurements are listed below. It is important to realize that these figures do not represent channel noise in the normal sense. In fact, voice is still very intelligible with the seemingly large value of harmonics measured on the line.

Input Signal Level	Output Signal/Harmonic Distortion (dB)			
(dBm)		500 Hz	1000 Hz	2500 Hz
0	· .	28	24	21
-4	· ·	27	22	17
-10		15	22	17
. –20		22	16	12
	•	•		

8. Audio Check:

Connect the microphone to the mixer and then the mixer to the channel input, with the headset connected to the channel output. Voice should be easily intelligible and the speaker identifiable. Some harmonic distortion will be evident in background crackle and "roughness" on the voice inflections.

The 2-wire codec channel, channel 6, was installed as an experimental set-up and has yet to be proved practical. Lack of equipment has

prevented a full system test on these 2-wire channels with a 2-wire device such as the household telephone. However, a preliminary set-up and test procedure has been devised.

Steps 4 and 5 of the 4-wire test follow exactly.

Set-Up:

The 2-wire hybrid requires some adjustment to improve cross channel isolation. This isolation is important in preventing both feedback of voice transmission to the sender as well as the positive feedback oscillations that may occur.

To facillitate this adjustment, jumper J1 must be removed. A 1 Khz, 0 dBm. signal should be inserted on the J1 pin connected to C166 and the other J1 pin monitored with an oscilloscope.

Ideally there should be no signal seen on the oscilloscope. If there is, RV1 and RV2 need to be adjusted alternately until the 1 Khz signal is nulled out. Reconnect J1 once this adjustment has been made.

4.3 CHECK OUT PROCEDURE

Module: Data Multiplexer (FI-2206A)
Schematic No. D2205
Component Overlay No. D2207

Test Equipment Required:

Land Tactical Backplane Housing (Signal Input Panel)
Extender Card (FI-2023A)
PSK Data and Video Tx (FI-2202B)
General Purpose Oscilloscope
Dolch Lam 4850 Logic Analyzer
Data Interface Cable (FI)

Procedure:

- 1. Insert the PSK Data and Video Tx into J3 of the backplane, so as to supply the Mux clock.
- 2. Insert the Data Multiplexer card into J2 of the backplane.
- Apply power and ensure the correct power levels appear at TP15,
 and 19.
- 4. Check the Mux clock at pin 11 of IC16 for correct TTL levels, with the oscilloscope.
- 5. Ensure Mux clock or clock appears at:

IC Number	<u>Pin Number</u>
15	2
17	2
20	11
13	3
13	11
21	. 9
22	9.
23	2

6. For the following ICs, check that the rising edge of the clock coincides approximately with the middle of an incoming data bit, using either measuring device.

IC Number	Clock Pin Number	<u>Data Pin Number</u>
20	11 ,	9
. 13	3	- 6·
13	. 11	9

The remaining tests require the use of the Logic Analyzer set on Timing Mode and sampling TTL levels at 50 ns intervals.

- 7. Check IC17 pin 14 for a signal alternately HIGH for 16 Mux clock cycles and LOW for 11 cycles.
- 8. Check IC18 pin 16 for the F-Bit signal being alternately HIGH and LOW for 27 Mux clock cycles.
- 9. Check the Codec Clock Out at IC26 pin 14 simultaneously with the F-Bit at IC18 pin 16. The Codec Clock should be $\frac{1}{2}$ the frequency of the F-Bit.
- 10. Connect the Data Interface cable to J9. Leave all Interface channels floating so that all multiplexer inputs are low. This is

to allow easy observation of the F-Bit. Simultaneously compare the Mux clock at IC20 pin 11 with the Mux output at IC20 pin 9, the F-Bit at IC18 pin 16 as well as the Codec Clock Out at IC25 pin 5. These relationships should agree with that described in FIG. 1.

- 11. While observing the multiplexed stream on IC20 pin 9, tie each input data channel HIGH in turn to ascertain whether each channel occupies a unique position within the 27 bit multiplexer frame.
- 12. Observe the Scrambled Data Output on IC25 pin 3 simultaneously with the Mux clock on IC13 pin 11. Check to make sure no more than 10 HIGH or LOW data bits appear in a row in the scrambled data stream.




FIG. 1

Please Note: Be sure the multiplexer switches are toggled in the DATA position.

4.4 SET-UP AND CHECK OUT PROCEDURE

Module: Data and Video Transmitter Board (FI-2202B)

Schematic D2201

Component Overlay D2203

Introduction:

The following describes the adjustments that are required for proper operation of the circuitry as well as typical waveforms and signal levels that should give rise to rapid testing and trouble shooting of this board.

Hardware Required:

- 1 Land Tactical Modified Signal Input Panel
- 1 Data and Video Transmitter Board (FI-2202B)
- 1 1000m. or 500m. connectorized Fibre Optic Link
- 1 Extender Card (FI-2023A)
- 2 5 Ft. long 75 ohm coax cables with a BNC connector at one end and alligator clip leads at the other.
- 1 75 ohm coax BNC cable.

Suggested Test Equipment:

Pattern Generator/Error Detector (HP-3780A)

Video Pattern Generator (Leader LCG-397)

Frequency Counter

General Purpose Oscilloscope (60 Mhz)

Digital Multimeter

Audio Signal Generator

PROCEDURE:

- A) General
- 1. Remove power from Signal Input Panel.
- 2. Disconnect fibre optic link from Signal Input Panel.
- 3. Insert Data and Video Transmitter board (FI-2202B) into connector J3 of the Signal Input Panel card rack. (See Rack Backplane Wiring Diagram (DWG#D2447) for details).
 - 4. Apply power and check that the proper power levels appear at TP14 (+12V), TP11 (-12V), TP12 (+5V) and TP8 (-5V).
 - B) Digital Section
 - 1. Check +5V and ground pins on all I.C.'s.
 - 2. Check operation of 12 Mhz oscillator at TP26.

Expected Characteristics:

- 3.2 Vp-p square wave
- f osc = 12,000,000 + 30 Hz.

Note: The frequency of oscillation may be trimmed by adding small capacitor values in parallel with C67 and C73.

- 3. At TP44, expected characteristics:
 - 2.7 Vp-p skewed triangular wave
 - f = f osc./3 = 4,000,000 + 10 Hz

Note: The multiplexer clock duty cycle may be adjusted by changing R51.

5. Use BNC coax cable with alligator clip leads to take the multiplexer clock from TP39 to the 75 ohm clock input of the Bit
Pattern Generator (HP-3780A). Run Bit Pattern Generator on
external clock NRZ data, binary code. Use another BNC coax cable
with alligator clip leads to apply the data pattern from the Bit
Pattern Generator to the data input of the board at TP10.

6. Set bit pattern generator to 1010 pattern and check data at TP10.

Expected Characteristics:

- $-2,000,000 \stackrel{+}{-} 5$ Hz TTL Level Squarewave (e.g. 4,000,000 $\stackrel{+}{-} 10$ bits, sec 1010 data).
- Check data signal level at input to the double balanced mixer,
 TP21.

Expected Characteristics:

- 0.40 Vp-p squarewave (1010 pattern)
- C) PSK Data Generation Section
- 1. Remove 1010 pattern data siganl from data input at TP10.
- 2. Check PSK carrier level at TP20.

Expected Characteristics:

- Approximately 0.90 Vp-p, 12.00 Mhz sinewave.
- 3. Adjust RV1 to give 0.60 Vp-p sinewave at TP22.

Note: It may be distorted due to a misadjustment of RV2.


- 4. Set bit pattern generator to 1010 pattern and apply signal to data input at TP10.
- 5. Look at the waveform at TP25 and adjust RV2 until a proper PSK signal is obtained for a 4 Mbits/sec 1010 pattern data input.

Note: Look for equal amplitudes on both sides of phase reversals.

PSK SIGNAL MANAGEMENT

SAME AMPLITUDE

The phase transitions may not be exactly symmetrical in height as shown above but rather as follows:



- Readjust the voltage at TP22 using RV1 until it is 0.60 Vp-p in amplitude.
- 7. Recheck amplitude of PSK signal at TP25. It should still be 0.40 Vp-p and have a good PSK waveform.

Continue testing using only 12.0000 Mhz sinewave data carrier (0000 pattern on bit pattern generator) unless otherwise specified.

- Check that the amplitude of the PSK data carrier hasn't changed at TP25.
- 9. Set fibre optic transmitter (FOTX) bias by adjusting RV7 until the voltage read with the digital multimeter at TP38 is 3.80 V d.o
- 10. Remove power from Signal Input Panel and connect Fibre Optic Link to Signal Input Panel. Power up Signal Input Panel.
- 11. Set the transmitted data carrier level by adjusting RV4 until a 0.080 Vp-p sinewave is present at TP38.

Note: Higher frequency components may be present at this point due to pick up from the TTL oscillator used to generate the data carrier. These are filtered out in the data and video separator circuitry and are no cause for concern.

D) Video Section

- 1. Apply a 1.0 Vp-p (140 I.R.E. units) differential or single-ended video signal to connector J11 of the Signal Input Panel via a BNC terminated cable.
- 2. Set the transmitted video level by looking at TP38 and adjusting RV3 until the combined video and data carrier signal level is 0.50 Vp-p.
- 3. If 60 Hz is present, its effect may be reduced by adjusting RV6 at the video input to null it out.

4.5 SET-UP AND CHECK OUT PROCEDURE

Module:

PSK Data Recovery (FI-2218B)

Schematic D2217

Component Overlay D2219

Introduction:

The following describes the adjustments that are required for proper operation of the circuitry as well as typical signal levels that should give rise to rapid testing and troubleshooting of this board.

Hardware Required:

- 2 Land Tactical Modified Signal Input Panels
- 1 Data and Video Transmitter Board (FI-2202B)
- 1 Data and Video Separator Board (FI-2210B)
- 1 PSK Data Recovery Board (FI-2218B)
- 1 1000 m. or 500 m. connectorized Fibre Optic Link
- 4 5 ft. long 75 ohm coax cables with a BNC connector at one end and alligator clip leads at the other.

Suggested Test Equipment:

Pattern Generator/Error Detector (HP-3780A)

General Purpose Oscilloscope (60 Mhz)

Frequency Counter

Digital Multimeter

PROCEDURE:

- A) General
- 1. Remove power from both signal input panels.
- 2. Designate one signal input panel as the transmit end and the other as the receive end.
- Connect a fibre optic link to both transmit and receive signal input panels.

- 4. Insert a fully tested Data and Video Transmitter board (FI-2202B) into connector J3 of the transmit end signal input panel card rack. (See rack backplane wiring diagram (DWG#2447) for details.)
- 5. Insert a fully tested Data and Video Separator board (FI-2210B) into connector J4 of the receive signal input panel card rack.
- 6. Insert the PSK Data Recovery board (FI-2218B) into connector J5 of the receive signal input panel card rack.
- 7. Apply power to both signal input panels and check that proper power levels appear at TP7 (+12V), TP8 (-12V) and TP9 (+5V) of the PSK Data Recovery board.)
- B) Off-Line Board Set-Up
- 1. With only the Data and Video Transmitter board (FI-2202B) in the transmit signal input panel, the PSK data carrier should be present at the input of the PSK Data Recovery board (i.e. TP1). With a properly adjusted Data and Video Separator board, the signal at TP1 should be 0.85 Vp-p, 12.0000 Mhz sinewave.
- 2. Given such an input signal, the following waveforms should be observed:
 - TP12: 0.70 Vp-p slightly distorted sinewave
 - TP10: 0.30 Vp-p clipped sinewave
 - TP11: 0.55 Vp-p slightly distorted sinewave
- 3. The carrier recovery circuit is initially set-up by adjusting CV2 and CV3 for a maximum in the squewed 24.0000 Mhz sinewave at TP28. The expected signal level should be about 2.8 Vp-p or greater.

A 24.0000 Mhz distorted sinewave with clipped peaks of about 4.4 Vp-p should be present at TP25. At TP28, there should be a 24.0000 Mhz TTL level squarewave with slightly rounded edges.

The 12.0000 Mhz recovered carrier should be present at the output (TP30) of the frequency divider flip-flop (IC2).

with CV2 and CV3 properly adjusted, the frequency of the recovered carrier at TP30 of the PSK Data Recovery board in the receive signal input panel should be identical to that measured at TP31 of the Data and Video Transmitter board in the transmit signal input panel when no data is being sent. Also there should be virtually no jitter (less than 2nsec.) in the recovered carrier at TP30.

The final fine tuning adjustment of the carrier recovery circuit must now be done with pseudo-random (PRBS) data going through the system.

4. To inject data into the system, extract the 4.0000 Mhz data clock from TP39 of the Data and Video Transmitter board (FI-2202B) via a 75 ohm BNC coax cable with alligator clip leads at one end and apply it to the clock input of the bit pattern generator. Take the data signal from the data output of the bit pattern generator and apply it to the data input of the Data and Video Transmitter board at TP10 via another 75 ohm BNC coax cable with alligator clip leads at one end.

Set the bit pattern generator frequency control to "external".

Set the output format to "NRZ" (non return to zero data) and the data pattern to "normal".

Various data patterns are now available. No data consists of pattern 0000, words correspond to patterns 1000, 1010 or 1100 and pseudo-random data (PRBS) is available with n=9, 15 or 20 giving pseudo-random patterns of bit length equal to the nth exponent of 2, (2ⁿ), before the pattern repeats itself.

Set the pattern generator to a 1010 word and check that the appropriate 4 Mbits/sec 1010 bit pattern is present at TP10, the data input to the Data and Video Transmitter board. Measure the frequency of the square wave at TP10. It should be 2.0000 Mhz.

- 5. Check the input signal to the PSK Data Recovery board at TP1 to verify that a good PSK signal is present with the data transitions obvious but rounded off due to the bandlimiting involved in the transmission and recovery processes.
- 6. The PSK carrier recovery circuit can now be fine tuned. It is very important to realize that this adjustment is the most critical one on this board and care must be taken to ensure that it is done properly. If not, intermittent errors in the Data Recovery process may occur.

Set the bit pattern generator to PRBS n=15 data.

Look at the recovered PSK carrier at TP30 with the oscilloscope and fine tune CV2 and CV3 in order to minimize the jitter on the leading edge of 12.0000 Mhz signal. The edge jitter of the PSK carrier at any point on the oscilloscope screen compared to the starting point of the sweep should not exceed 4 nsec.(Typically 3 nsec.)

Check the jitter for different bit patterns to confirm that it meets the specifications.

Measure the frequency of the PSK carrier at TP30 and check that it doesn't change when the bit pattern is changed or when no data is applied (0000 pattern).

- 7. Set RV2 to give a 0.7Vp-p PSK carrier signal level at TP14.
- 8. Set the bit pattern generator to 1010 word and for a proper setting of RV2, a sinewaye of approximately 2.4 Vp-p should be present at TP26.
- 9. Set the bit pattern generator to PRBS n=15 and adjust RV1 until an approximate duty cycle of 50% is observed in the unconditioned recovered data at TP33.

- 10. Tune the unconditioned clock extraction circuit by adjusting CV1 for minimum jitter on the leading edge of the unconditioned clock at TP46 with the oscilloscope externally triggered by the clock output of the bit pattern generator. In this way, the unconditioned clock which is recovered from the data can be directly compared to the clock that generated the data.
- 11. The frequency of the unconditioned clock at TP46 should be 4.0000 Mhz while the duty cycle should be 50%.
- 12. Adjust the clock recovery pahse-locked loop by using the oscilloscope in the "alternate" mode with the trigger set to "internal" and "channel 1". Look at the recovered clock at TP43 on channel 1 and the unconditioned extracted clock at TP46 on channel 2.

Adjust CV4 until there is no relative motion between the traces of channel 1 and channel 2. When this occurs, the phase-locked loop is locked to the fundamental frequency component of the unconditioned extracted clock. The lock range is quite wide so CV4 can be adjusted clockwise until lock is lost and then adjusted in the counterclockwise direction until lock is lost again. In this way, the extent of the lock range is determined and CV4 should be adjusted to be in the center of it. Having done this, the voltage controlled oscillator free running frequency will lie in the middle of the lock range.

Change bit patterns on the bit pattern generator and check that the phase-locked loop lock is maintained. Apply 0000 and then PRBS n=15 data and check lock.

- 13. Adjust the phase shift of the recovered clock at TP45 so that its rising edge is in the middle of the unconditioned data bits at TP33 for a 1010 data word by changing the setting of CV5.
- 14. Set the bit pattern generator to PRBS n=15 and repeat the set-up of step 10 to ensure that the clock phase adjustment hasn't affected the clock recovery process.
- 15. Check for TTL level clock output at TP35. Check for TTL level data data output at TP36.
 -162-

16. Use two 75 ohm BNC coax cables with alligator clip leads to take the recovered clock from TP35 to the clock input in the receiver section of the bit pattern generator/error detector as well as the recovered data from TP36 to the data input.

Note: The 75 ohm impedances will load down the outputs from TTL levels to about 1.5 Vp-p which is good enough for the bit pattern generator/error detector.

Set the error detector input format to "Binary", the measurement to "Binary", the data threshold to "200 mv" or 600 mv", the clock threshold to "Auto" and the clock to "EXT" or "EXT" depending on the clock output format setting of the pattern generator.

Perform bit error rate (BER) tests for various bit patterns including words and PRBS n=15.

Note: At a 4 Mbits/sec. data rate, BER = 1×10^{-8} error/sec. corresponds to a 25 second accumulation of data and BER = 1×10^{-9} error/sec. corresponds to a 4 min. 10 sec. accumulation of data.

C) On-Line Board Check Out

When the system is complete and running, the multiplexer output data is scrambled and is just as good as PRBS data for the purpose of this test.

Perform the checks described in steps 6 to 15 inclusive of the previous section, disregarding any bit pattern generator considerations since the data is scrambled.

4.6 SET-UP AND CHECK OUT PROCEDURE

Module: Data and Video Separator board (FI-2210B)

Schematic D2209

Component Overlay D2211

Introduction:

The following describes the adjustments that are required for proper operation of the circuitry as well as typical levels that should give rise to rapid testing and troubleshooting of this board.

Hardware Required:

- 2 Land Tactical Modified Signal Input Panels
- 1 Data and Video Transmitter Board (FI-2202B)
- 1 Data and Video Separator Board (FI-2210B)
- 1 PSK Data Recovery Board (FI-2218B)
- 1 Data Multiplexer Board (FI-2206A)
- 1 Extender card (FI-2023A)
- 1 1000m. or 500m. Connectorized Fibre Optic Link
- 2 4 Ft. long 75 ohm Coax Cables with BNC Connectors at both ends.
- 1 75 ohm BNC Termination.

Suggested Test Equipment:

Video Pattern Generator (Leader LCG-397)

Video Monitor

General Purpose Oscilloscope (60 Mhz)

Digital Multimeter

Note: For a detailed video signal analysis, the following are required:
- NTSC Test Signal Generator (Tektronix 149A)

- NTSC Vectorscope (Tektronix 520A)
- Waveform Monitor (Tektronix 1480R)

PROCEDURE:

- 1. Remove power from both signal input panels.
- 2. Designate one signal input panel as the transmit end and the other as the receive end.
- 3. Connect fibre optic link to both transmit and receive end signal input panels.
- 4. Insert a fully tested Data and Video Transmitter board (FI-2202B) into connector J3 of the transmit end signal input panel card rack (See rack backplane wiring diagram (DWG.#D2447) for details.)
- 5. Insert data and video separator board (FI-2210B) into connector J4 of the receive signal input panel card rack.
- 6. Apply power to both signal input panels and check that proper power levels appear at TP26 (+12V) and TP27(-12V) of Data and Video Separator board.
- 7. Apply 1.0 Vp-p video test signal to video input (J11) of transmit signal input panel (See System Operating Procedure, Video Link Set-Up, for more details).
- 8. Connect video output (J12) of receive signal input panel to a 75 Ohm input impedance video monitor via 75 Ohm BNC coax cable or to a 75 ohm BNC termination.
- A combined video and data carrier signal of between 100 mVp-p and 180mVp-p should be present with the video signal approximately five times greater than the data carrier sinewave peak-to-peak amplitude. If such a signal is present, a communication link has been established between the two signal input panels. If not, check the following:
 - Power in receive end signal input panel.
 - Power in transmit end signal input panel.
 - Fibre optic link connections to signal input panels.

- Signal at TP38 of Data and Video Transmitter board which should be a 500mVp-p combined video and data carrier signal.
- D.C. bias for Fibre Optic Transmitter (FOTX) at TP38 which should be 3.80V d.c.

If the problem is found to be in the output of the Data and Video Transmitter board, see the set-up and check out procedure for details as to proper operating conditions.

If the signal and bias conditions at the output of the Data and Video Transmitter board seem to be fine and yet no signal is present at the input to the Data and Video Separator board, replace or switch the ends of the fibre optic link around to determine if it has been damaged.

- 10. Look at the base of Q5 and set the AGC control pot (RV1) until a 1.4 Vp-p sinewave data carrier is present. If for the full range of RV1, the signal level is greater than 1.4 Vp-p then the AGC is in minimum gain mode which means that the level of the transmitted data carrier is too high and should be reduced until the proper level is obtained.
- 11. Set the RV2 until a 1.0Vp-p video signal appears at TP21, the video output, when terminated in a 75 ohm load.
- 12. Remove the power from the recieve signal input panel and insert the PSK data recovery board (FI-2218B) into connector J5 of the receive signal input panel card rack. Power up the signal input panel. Set RV3 until a 0.85 Vp-p sinewave data carrier output to the data recovery board is present at TP20.
- 13. Remove the power from the transmit signal input panel and insert the Data Multiplexer board (FI-2206A) into connector J2 of the

receive signal input panel card rack. Power-up the signal input panel. Scrambled data will now be going through the system and a bandlimited PSK signal should be present at TP2O and the base of Q5 on the Data and Video Separator board in the Receive Signal Input Panel. Check to see that the adjustments made in steps 10, 11 and 12 are still consistent.

Note: When a communication link in the opposite direction is established by inserting another fully tested Data and Video Transmitter board into connector J3 of the Receive Input Signal Panel Card rack, a slight interaction occurs. The received data carrier is amplitude modulated at a "beat" frequency equal to the difference in the two carrier frequencies.

4.7 CHECK OUT PROCEDURE

Module: Descrambler and F-Bit Recovery Board (FI-2214A)

Schematic No. D2213

Component Overlay D2215

Hardware Required (If a complete link available):

Two Land Tactical Backplane Housings (Signal Input Panels)

PSK Data and Video Tx (FI-2202B)

Data Multiplexer (FI-2206A)

Data and Video Separator (FI-2210B)

PSK Data Recovery Board (FI-2218B)

Two FOTx/Rx Modules with Fibre Optical Link

If a complete link is not available:

One Land Tactical Backplane Housing (Signal Input Panel)

PSK Data and Video Tx (FI-2202B)

Data Multiplexer (FI-2206A)

Two Alligator Clip Leads

Additional Equipment Required:

Extender Card (FI-2023A)

General Purpose Oscilloscope (~20 MHz)

Dolch Lam 4850 Logic Analyzer

Data Input Interface Cable (FI)

Connection Procedure:

If a complete link is available:

- Designate one housing as Tx and the other as Rx.
- 2. In the Tx housing install the Data Multiplexer into J2, the PSK Data and Video Tx into J3 and the Data Input Interface cable to J9.

3. In the receive end of the link, install the Data and Video Separator into J4, the PSK Data Recovery board into J5 and the Descrambler and F-Bit Recovery Board into J6 of the Rx housing.

If a complete link is not available:

- 1. Install the PSK Data and Video Tx into J3 of the housing, the Data Multiplexer into J2, the Descrambler and F-Bit Recovery Board into J6 and the Data Input Interface cable to J9.
- 2. To supply clock and data to the Descrambler and F-Bit Recovery Board, jumper the following test points:
- a. TP47 of FI-2206A to TP2 of FI-2214A
- b. TP12 of FI-2206A to TP3 of FI-2214A

Procedure:

- Apply power and ensure the correct power levels appear at TP9 and 6.
- 2. Ensure clock or $\overline{\text{clock}}$ appears at the following locations, (at the correct TTL levels) using an oscilloscope.

IC Number	Pin Number
1	5 9
2 4	9
	2 3
8 13	11
23	~ - 9 2
2 4 17	2 3
17 21	/ \ 11 2
22 19	2 3
13	3

3. Using either measuring device, ensure that the rising edge of the clock coincides approximately with the middle of an incoming data bit for the following ICs:

IC Number	Clock Pin Number	Data Pin Number		
8	3	2		
8	. 11	12		
19	3	2		
18	8	1		

- 4. Check that IC17 pin 5 is HIGH.
- 5. Tie TP1 HIGH and allow all data channel inputs to float on the interface so that all multiplexer inputs are low. The signal on IC10 pin 5 should be identical to that seen in the multiplexer test. (Use the logic analyzer on Timing Mode at 50 ns. sampling). Simultaneously observe IC10 pin 3 for a signal that is normally HIGH switching LOW for one clock cycle period, such that the falling edge coincides with the middle of the F-Bit in the multiplexed stream.
- 6. In turn, tie each multiplexer input channel high and check that their position in the descrambled stream (IClO pins) is unique.

Please Note: Be sure the multiplexer and demultiplexer switches are toggled in the DATA position.

4.8 CHECK OUT PROCEDURE

Module: Data Demultiplexer (FI-2222B)

Schematic No. D2221

Component Overlay D2223

Hardware Required if a Complete Link is Available:

Two Land Tactical Backplane Housings (Signal Input Panels)

PSK Data and Video Tx (FI-2202B)

Data Multiplexer (FI-2206A)

PSK Data and Video Separator (FI-2210B)

PSK Data Recovery Board (FI-2218B)

Descrambler and F-Bit Recovery Board (FI-2214A)

Two FOTx/Rx Modules and a Fibre Optical Link

If a Complete Link is Not Available:

One Land Tactical Backplane Housing (Signal Input Panel)

PSK Data and Video Tx (FI-2202B)

Data Multiplexer (FI-2206A)

Descrambler and F-Bit Recovery Board (FI-2214A)

Two Alligator Clip Leads

Additional Equipment Required:

Extender Card (2023A)

General Purpose Oscilloscope

Dolch Lam 4850 Logic Analyzer

Data Input Interface Cable (FI)

Data Output Interface Cable (FI) - for complete link set up only

Connection Procedure:

If a complete link is available:

- 1. Designate one housing as Tx and the other as Rx.
- 2. Insert into the Tx housing the PSK Data and Video Tx into J3 and the Data Multiplexer into J2.
- 3. At the receive end of the link, insert the PSK Data and Video Separator into J4, the PSK Data Recovery board into J5, the Descrambler and F-Bit Recovery board into J6, and the Data Demultiplexer into J7 of the Rx housing.
- 4. Connect the Data Input Interface cable to J9 of the Tx housing, and the Data Output Interface cable to J9 of the Rx housing.

If a complete link is not available:

- 1. Insert into the backplane housing the PSK Data and Video Tx into J3, the Data Multiplexer into J2, the Descrambler and F-Bit Recovery board into J6, and the Data Demultiplexer into J7.
- 2. Connect the Data Input Interface cable to J9.
- Jumper the following test points accordingly:
- a. TP47 of FI-2206A to TP2 of FI-2214A
- b. TP12 of FI-2206A to TP3 of FI-2214A

Procedure:

- 1. Apply power and check for correct levels at TP7, 10, 11 and 12.
- 2. Ensure the correct TTL levels for Demux clock appear at ICl pin 13 using the oscilloscope.

3. Check for Demux clock or clock at the following locations using the oscilloscope:

IC Number	Pin Number
. 2	.3
6	8
11	8
18	- 8
22	8

4. Ensure the rising edge of the clock coincides approximately with the middle of the incoming data bit for the following locations using either measuring device:

IC Number	Clock Pin Number	Data Pin Number
2	3	2
6	8	1
71	8	. ']
· 18	8	1
22	8	1

The remaining tests require the use of the Logic Analyzer on Timing Mode at 50 ns sampling.

- 5. Be sure the switches on the multiplexer and demultiplexer boards are toggled in the DATA position.
- 6. Check that the rising edge of the LOAD pulse at IC7 pin 11 coincides with the centre of the F-Bit in the multiplexed stream at IC6 pin 3.
- 7. Display simultaneously the Demux clock at ICl pin 8, the F-Bit Out at IC7 pin 2, and the codec Ck Out at IC3 pin 3.

The F-Bit should be alternating between HIGH and LOW every 27 Demux clock cycles. The Codec Ck should be switching at 1/2 the frequency of the F-Bit.

- 8. Check that the Parity Out at IC3 pin 5 is HIGH.
- 9. In turn, tie each Data Input Interface channel HIGH and ensure the correct channel responds at the demultiplexer (or at the Data Output Interface if the complete link arrangement is used).

APPENDIX 1 FIBRE-OPTIC CABLE INFORMATION

Performance Characterisitics of Acrylate Composite Coated

Fibers in a Tight Buffer Cable Design

R. K. Lichtenberger

Belden Corporation, 2000 S. Batavia Ave., Geneva, IL 60134 AUG 25 1981

FOUNDATION INSTRUMENTS

(312) 232-8900

The purpose of this paper is to demonstrate the potential of low-loss tight buffer cable designs using Corning's composite acrylate buffered fibers. Discussion will be limited to the single-fiber construction depicted in Figure 1. The fiber is Corning's 100/140 um partially-graded index SDF. The SDF fiber is protected by a composite acrylate buffer coating. The fibers used for the major part of this study were buffered to a 400 um diameter. That dimension has since been increased to 500 um. Eight ends of 1420 denier Kevlar 49 are helically placed about the fiber at a 10 cm pitch and encapsulated inside a polyurethane jacket. The total diameter of the cable is 3.0 mm.

The quality of an optical cable is measured by the cable's ability to protect the fiber from the environment. This is accomplished in loose tube designs by isolating the fiber inside a plastic annulus with an inner diameter much greater than the fiber diameter. Alternatively, a tight buffer cable depends upon the cushioning effect of the buffer coating over the fiber to absorb environmental forces which would otherwise be sustained by the fiber. Such forces would distort the fiber and result in excess attenuation due to microbending.

Attenuation: The initial success or failure of the cable design will be determined by the amount of attenuation increase induced during cabling. Figure 2 tracks the attenuations at 854 mm of 10 representative tight buffer cabling runs. The average increase for this cable construction using the SDF fiber buffered to 400 ums is 2.66 dB/Km with 0.206 dB/Km standard deviation. These cables have a typical attenuation of 8.1 dB/Km, which may make them unsuited to many long distance applications. However, if the buffer diameter is increased to 500 um, the induced cabling loss is only 1.0 dB/Km, resulting in an average cable attenuation of 6.4 dB/Km. See Fig. 5.

 $\overline{\text{NA}}$: The increase in attenuation occurs as higher order leaky modes are lost. Because of this loss we also observe a moderate drop in numerical aperture (NA). Figure 3 compares the NA change with length for the 400 um diameter fiber before and after cabling.

<u>Temperature vs. Attenuation</u>: Because of the variation in thermal expansions of the individual cable components, loose tube cables are often constrained to a rather limited operating temperature range. Tight buffer designs can greatly extend the

operating temperature range provided the fiber is sufficiently buffered. Figure 4 illustrates the differences in temperature vs. attenuation performance between our tight tube design using SDF buffered to 400 um and the same fiber buffered to 500 um. The 400 um fiber shows a net improvement in room temperature attenuation after the first cycle due to stress relaxation. After the first cycle, the cable falls into a repeatable response curve where the total increase between +20° and -40°C is +5 dB/Km and between +20° and +85°C is +2.5 dB/Km. This is a very respectable temperature response in comparison with that of most loose tube designs. However, note the dramatic improvement that, an additional 50 um in buffer thickness makes. With the 500 um diameter fiber, the attenuation remains virtually unchanged from +85°C to -20°C, where we see +0.2 dB/Km increase. The increase at -60°C is only +3.0 dB/Km. No hysteresis is evident. Given that all other aspects of cable processing were held constant, it is apparent that the additional buffering is successful in absorbing stresses that would otherwise cause microbending. The result is a small, flexible, lightweight cable with superior temperature performance.

Mechanical and Environmental Performance: In order to establish the suitability of tight buffer cables for long term use in a wide variety of applications, the cable must be extensively tested for mechanical endurance and environmental stability. A performance summary for our tight buffer cables using the 400 um outer diameter fiber appears in Table I. Comparative data using the 500 um diameter fiber is currently being compiled.

TABLE I Mechanical & Environmental Performance--Tight Buffer Cable #226101

These volves hold true for both 400 pun and 500 pun cable samples, however (475 1b-force) the 500 pun samples

Load to Fiber Breakage: 2150 Newtons Recommended Installation Load:

show greater repeatable under iterated testing

(120 lb-force) 544 Newtons

Long Term Bend Radius: 5 cm (2 in.)

Short Term Bend Radius: 7 mm (0.27 in.)

Cyclic Flexing: 50,000 cycles over 1.4 cm bend radius under

10 Newtons tension. No jacket degradation and no fiber breakage.

1000 impacts at 37 N-cm (3.2 lb-in) No mechanical degradation and no attenuation increase.

Solar Radiation Resistance: Very good

Impact Resistance:

Fungal and Bacterial Resistance: Very good per ASTM G-22-76

Ozone & High Humidity Performance: Very good per MIL-I-3930D

Flame Retardency: Passes IEEE-383 70,000 BTU flame test.

Conclusions

It has been demonstrated that a low-loss optical cable of tight buffer design can be produced with optical, mechanical and environmental performance rivaling that of loose tube designs. The effectiveness of the tight buffer cable depends critically upon the buffer's microbending resistance. In the case of the Corning SDF fiber, the 500 um buffer diameter has been found to be far superior to the 400 um diameter in reducing cable attenuation and in optimizing temperature performance.

In addition to the tests described in the test above, the program was extended to include 12 different cable types supplied by 5 manufacturers. The purpose of the extended program was to determine categorically the relative matile performance of loose tube us, tight buffer cable designs.

The results of some of the testing are shown in Figs. 6-8.

I believe Figs. 6+? are self-explanatory.

There are a number of comments to be made converning Fig. 8. First, only Belden Colles were included in the Fig. 8 comparison in order to simplify the graphic display, however the performance trends demonstrated are found to be typical of all the suppliers tested. Additionally, although only Crush Load test values are displayed, we've seen that the relative response to Tensik Loading of the love tube and tight buffer designs is very similar to Fig. 8 (The numerical values are different, of course.) For both Crush and Tensile loading, we find that the close mechanical compling of the tight buffer design causes a more immediate. Oncrease in attenuation under load, and a steeper response stope throughout. Because of the numerical mechanical compling between

the fiber and the rest of the cable in the loose tube designs, a substantial load can be sustained before a) the tabe collapses about the fiber during the crush loading test, and b) the cable structure is clongated to the point where the fiber itself is placed under load in the case of tensile loading.

Our general conclusion is that hight buffer designs are superior in flex fatigue and impact endurance. They are extremely strong tensiley and under crush loading, but exhibited marked increases under these loads. Loose tube designs are superior performers under tensile and crush loads at the expense of flex and impact resistance. (As always, the user is the final judge.)




Fig.1




Fig. Z








Fig. 3









FIBER OPTICS TECHNICAL BULLETIN

T/FO-6 - Issue 1

PRODUCT DESCRIPTION:

Belden Fiber Optic Cables: BitLite™

Product Trade Numbers: 226101 and 226102 Partially-Graded Index Optical Fiber Cables

1. General

Belden's BitLite cables are lightweight and ruggedized for a wide variety of applications. These cables are 100% dielectric and highly flexible.

The partially-graded index fiber is concentrically surrounded by Kevlar™ for added strength and protection. An outer jacket of tough, durable polyurethane lends a high degree of flame retardency to the finished cable. The trade number 226101 is a single fiber cable while 226102 is a two fiber cable with each fiber separately isolated.

2. Properties of the Cabled Fiber

A. Optical Properties

1. Attenuation: The optical attenuation represents the amount of optical power lost as a result of absorption and scattering of radiation at a specified radiation wavelength over a given length of fiber. Attenuation is the rate at which power is lost with distance, and is expressed in decibels of optical power per kilometer (dB/km).

Attenuation: 10 dB/km maximum

7 dB/km typical

Measurement Conditions:

Wavelength: 850 nm

Spectral Width: 5 nm FWHM
Launch Numerical Aperture: 0.25
Cable Constraints: Fiber Optic cable
wrapped on final shipping reel.

Bandwidth: The bandwidth of an optical fiber denotes the maximum optical signal modulation frequency that can be transmitted through a length of fiber with a resultant signal power drop of 50% (-3dB) of the original power with zero frequency signal modulation. The bandwidth is measured using a known fiber length and a specified radiation wavelength. It is expressed in megahertz-kilometers (MHz-km).

Bandwidth: 20 MHz-km (nominal)

Measurement Conditions:

Wavelength: 850 nm

Spectral Width: 2.1 nm FWHM

Fiber Test Length: in excess of 500 meters

BELDEN CORPORATION FIBER OPTIC GROUP • 2000 S. BATAVIA AVE. • GENEVA, ILLINOIS 60134 • (312) 232-8900

2. Properties of the Cabled Fiber (Continued)

3. Numerical Aperture: The numerical aperture is a parameter which indicates the radiation-capturing ability of the optical fiber. It is calculated as the sine of the acceptance angle, within which incident meridional radiation will undergo total internal reflection resulting in transmission. The numerical aperture is dependent upon fiber test length, and the fractional intensity chosen as baseline for the calculation. NA₁₀₀ is the numerical aperture calculated from the angular distribution of virtually 100% exit power. All measurements are under steady-state conditions.

NA₁₀₀:

0.28

Measurement Conditions:

Test length: in excess of 500 meters
Source: Xenon arc lamp
Launch Numerical Aperture: 0.40
Cable Constraints: Fiber Optic Cable
wrapped on final shipping reel.

B. Fiber Construction and Dimensions

- Materials: The fiber is all glass partially-graded refractive index with an acrylate composite buffer coating, mechanically strippable.
- 2. Core Diameter: 100 ± 4 um
- 3. Glass Cladding Outer Diameter: 140 ± 6 um
- 4. Coated Diameter: 500 um, nominal

3. Cable Descriptions

- A, Fiber Buffer Diameter: 500 um, nominal
- B. Reinforcement: Kevlar™ 49 Aramid Yarn strength member
- C. Cable Jackets: Black Flame Retardant Polyurethane
 - 1. 226101 Dimensions: BitLite 226101 is a single-fiber construction.

Jacket Inner Diameter: 1.78 mm (nominal)

Jacket Outer Diameter: 3.00 mm + 0.05 mm - 0.15

2. <u>226102 Dimensions:</u> BitLite 226102 is a two-fiber cable. Each fiber is Individually reinforced and jacketed together into a parallel duplex construction.

Inner Diameter: 1.78 mm (nominal) for each conductor Outer Diameter: 3.0 ± 0.1 mm by 6.2 ± 0.2 mm

D. Flame Retardency Rating

226101 and 226102 exhibit superior flame retardant properties and are UL VW-1 rated. This cable also passes the IEEE-383-1974 70,000 BTU flame test as revised by the U.S. Nuclear Regulatory Commission in Guide 1.131.

E. Cable Weight

- 1. Unit weight of 226101: 8.14 kg/km (17.9 lbs/km)
- 2. Unit weight of 226102: 16.3 kg/km (35.9 lbs/km)

4. Cable Physical Properties and Environmental Performance

These performance characteristics are the result of repeated in-use simulation testing.

A. Tensile Strength

1. Tensile Strength of 226101:

Load to Fiber Breakage: 2150 Newtons (475 lb-force), short gage length

Recommended Maximum Load for Installation: 544 Newtons (120 lb-force)

Recommended Maximum Residual Load for Long Term Operation: 20 Newtons (4.42 lb-force)

2. Tensile Strength of 226102:

Load to Fiber Breakage: 4300 Newtons (950 lb-force), short gage length

Recommended Maximum Load for Installation: 1088 Newtons (240 lb-force)

Recommended Maximum Residual Load for Long Term Operation: 40 Newtons (8.84 lb-force)

B. Temperature Performance

The following performance parameters are characteristic of both 226101 and 226102.

1. Operating Temperature Range - Installed:

 $-40 \text{ to} + 85^{\circ}\text{C} (-40^{\circ} \text{ to} + 180^{\circ}\text{F})$

Typical attenuation change from +20° to-40°C, less than 2 dB/km. Typical change from +20° to +85°C, less than 1 db/km.

During testing the full kilometer length was exposed to the temperature extremes. Exposure of shorter lengths will result in a proportionately reduced attenuation change throughout the temperature range.

2. Storage Temperature Range: -40 °C to +85 °C (-40 °F to +180 °F).

A storage temperature as low as -40 °C (-40 °F) may be used with 100% recovery in the operating temperature range.

C. Bend Radius

- Long Term Bend Radius: 50 mm (2 in.) minimum, unloaded.
- 2. Short Term Bend Radius: 7 mm (0.27 in.) minimum, unloaded.

D. Cyclic Flexing

The cable is inserted between a pair of mandrels of a specified radius and under a specified tensile load. The cable is then bent between the mandrels through a 180° arc.

1. Cyclic Flexing Over 50 mm Radius Bend: 1000 cycles

Load for 226101: 10 Newtons (2.2 lb-force)

Load for 226102: 20 Newtons (4.4 lb-force)

Results: 1000 cycles with no change in optical transmission.

2. Cyclic Flexing Over 14 mm Radius Bend: 50,000 cycles

Load for 226101: 10 Newtons (2.2 lb-force)

Load for 226102: 20 Newtons (4.4 lb-force)

Results: Test terminated at 50,000 cycles. No jacket

degradation and no fiber breakage.

4. Cable Physical Properties and Environmental Performance (continued)

E. Twist-Bend

The cable is twisted \pm 90° while simultaneously being bent 180° over a 50 mm radius pulley under a tensile load of 100 Newtons (22 lb-force).

1. Twist-Bend: 1,000 cycles

Results: Less than 0.1 dB attenuation increase.

F. Impact Testing

A known mass is dropped from a specified height onto a mandrel having a 1.25 centimeter radius. The mandrel is placed across the cable such that the total force of impact is imparted to the cable.

- Impact Resistance 1: 10 impacts at 500 Newton-centimeters (43 ib-inches). Impacted cable is again subjected to the Cyclic Flexing test.
 No optical or mechanical degradation occurs.
- Impact Resistance 2: 1000 impacts at 37 Newton-centimeters. (3.2 lb-inches) No optical or mechanical degradation after testing. No attenuation increase.

G. Crush Resistance

A load is applied to the cable and continually increased until the optical transmission has decreased to virtual zero. The load is then removed and the cables allowed to return to an unstressed state. Attenuation change after testing is recorded.

Crush Load: 2,595 Newtons/centimeter (1,453 lbs/inch).

Attenuation Change: 0.3 dB.

H. Cold Temperature Flexibility

Cable remains flexible to below -40°C (-40°F)

1. Lifetime: In excess of 40 years.

A cable's lifetime is directly related to the mechanical and environmental conditions it experiences. The materials and structure have been tested by accelerated aging conditions similar to that of conventional cable products to indicate a potential lifetime in excess of 40 years for normal indoor and protected outdoor installations.

J. Dielectric Strength: Greater than 1.4 Megavolts/inch.

5. Installation Considerations

A. Solar Radiation Resistance: Excellent.

After 1000 hrs. of exposure to ultra-violet radiation, no change in the elongation or tensile strength of the jacketing compound was induced. 1000 hrs. of exposure in this test is equivalent to 40 years of continuous Arizona sun.

B. Fungal and Bacterial Resistance: Very good.

Jacketing material has been tested in accordance with ASTM G-22-76 and ASTM G-21-70 for fungal and bacterial resistance and has been proven to be highly effective in withstanding fungl and bacteria with no incurred degradation in elongation or tensile strength after testing.

C. Ozone Resistance: Very good.

BitLite 226101 was tested in accordance with MIL-I-3930D for ozone resistance. After 168 hours of exposure, no degradation in elongation or tensile strength was incurred.

D. High Humidity Performance: Very good.

The cable was tested to MIL-I-3930D for hydrolytic stability. After 28 days at 97 °C and 97% humidity, no degradation was incurred.

5. Installation Considerations (continued)

E. Water Immersion

Short term immersion or exposure to high humidity environments does not affect the cable. Long term immersion is also possible provided the temperatures do not go below 0 °C. Water may enter the cable without damage or measurable effects on the fiber performance, however, the freezing of this water will cause an increase in attenuation due to microbending of the fiber.

F. Nuclear Radiation Resistance

Nuclear radiation causes increases in optical attenuation of the fiber during the radiation period with a recovery of transmission after irradiation. Specific test details are available from publications and articles. Based on current data, normal terrestrial background radiation levels produce no major effect over the estimated cable lifetime.

G. Flame Propagation and Gases Due to Burning

Based on the UL VW-1 test and IEEE-383-1974 70,000 BTU test, the cable will not support a vertical self-propagating flame. In high temperature fire environments the gases produced by polyurethane are known to be toxic. For applications requiring nontoxic gas production, other jacket materials can be considered.

H. Vehicle Roll Over

Cable samples were subjected to 48,000 tire impacts at an average vehicle speed of 50 miles per hour from a passenger car. No fiber breakage occured nor was any splitting of the jacket induced.

In a second test, the transmission was monitored during vehicle roll-over. A maximum transmission change of 2.50 dB was observed at the moment of impact with 100% recovery after impact.

I. Environmental Considerations

The cable materials are considered safe for human exposure and contact. Natural long term (100 years) degradation results in no known toxic by-products.

J. Safe Handling Procedures

The optical fiber in this cable can transmit infrared (non-visible) radiation levels which may be hazardous to the eye. Never directly view the end of an energized fiber.

The fibers are composed of glass which may present major problems if it enters the body. Care must be taken to properly dispose of fiber pieces. Safety glasses are recommended when fracturing or working with the fibers to prevent eye damage.

6. Labeling, Packaging and Shipping

Fiber Optic cables are shipped in suitable containers to protect them during air or ground transit. The single fiber cables are placed on a reel and in a container such that the total weight for a 1 km length is less than the 50 lbs. limit for UPS. Each cable reel is labeled with the product trade number, type of cable, and a reel control number assigned during manufacture.

7. Non-Conforming Fiber Optic Cable

If the customer believes that any goods received are defective, they must notify Belden within thirty (30) days of discovery of the alleged defect. No material is to be returned until a written Return Material Authorization has been received by the customer. Upon receipt of a written Return Material Authorization, the merchandise may be returned to the Belden Corporation, Geneva, Illinois, freight collect, and will be credited based on the Belden Inspection Department's report that the material is defective, Adjustment will be granted on the basis of replacing the material to the customer, transportation charges prepaid, or crediting the customer's account.


8. Note that this product description may be subject to change without notice.

BELDENO

BitLite PARTIALLY GRADED INDEX

FIBER OPTIC CABLES





- A. Black flame retardant polyurethane jacket
- B Keylar* strength member
- C. Coating
- D. Optical fiber

100μm core and 50μ core glass-clad fibers

This "ruggedized" tubeless construction fiber optic cable offers outstanding cost efficiency when used in a variety of computer, instrumentation and control applications.

Available in one- and two-fiber configurations, Belden tubeless construction fiber optic cables feature toughness, strength, flexibility, light weight, excellent optical properties and flame retardance. Minimum bandwidth is 20 MHz-Km for the 100 mm core cable and 200 MHz-km for the 50 mm core construction. All cables pass the UL VW-1 flame test.

Simplex cable passes U.S. Nuclear Regulatory Commission version of the IEEE-383-1974, 70,000 BTU Test.


On special request, Belden can provide other cable types with a wide range of bandwidths up to 1,500 MHz-Km and low attenuations, approaching 1.0 dB/Km. In fact, for most optical budgets and environmental conditions, Belden can deliver a cable to meet your needs. Belden can also supply cables with a variety of other optical fibers, including both single and double window types. For custom jacket colors, configurations such as terminated assemblies, and other custom capabilities, consult the Belden Fiber Optics Group.

2261 SERIES CABLES

100 µm core FIBER SPECIFICATIONS

Fiber core	100 µm
Clad O.D.	140 µm
Coated O.D.	500 µm
Numerical aperture	0.30
	nm (typical).

Bandwidth 20 MHz-Km



2271 SERIES CABLES

50 μm core FIBER SPECIFICATIONS


Fiber core	50 µm
Clad O.D	125 µm
Coated O.D	500 µm
Numerical aperture	0.21
Attenuation	6dB/Km 50 nm (typical).
at o	max. 8dB/Km
Bandwidth	200 MHz-Km

250 500 750

FREQUENCY (MHz)

TYPICAL FREQUENCY RESPONSE

CABLES PASS THE UL VW-1 FLAME TEST



	The state of the s	1-7-			
226101	1	3.0	8	120	50
226102	2	3.0x6.0	16	240	50
227101	1	3.0	8	120	_ 50
227102	.2	3.0x6.0	16	240	- 50

All dimensions are nominal. Standard lengths 1 Km.

SUGGESTED TRADE NET PRICE SHEET FIBER OPTIC CABLE

(See Current Fiber Optic Catalog for Description)

DOLLARS PER METER

,	Trade Number	Less than 0.5 Km	0.5 to 1 Km	1 to 5 Km	5 to 10 Km	Weight Kg/Km	
	220001	\$ 1.91	\$ 1.78	\$1.65	\$1.59	13.5	
	220002	3.63	3.39	3.14	3.03	27	
	220006	10.10	, 9.43	_	. —	40	
•	220012	20.48	√ 19.11	<u> </u>		155	`
	220018	30.30	28.28	` `		260	ļ
	221001	2.56	2.39	2.22	2.14	13.5	
	221002	4.91,	4.59	4.25	4.10	27	
	221006	13.78	12.86	_	· <u> </u>	40_	
	221012	28.12	26.24	·	2. • •	155	
; ; *	221018	41.77	38.98		_	260	١.
	226001	1.94	1.81	1.68	1.62	13.5	
ж. т -::	226002	3.65	3.40	3.15	3.04	27	1
, `. V.'	226006	10.21	9.53		-	40	
	226012	20.66	19.28		-	155	
	226018	30.60	28.5 6		_	260	,
• •	226101	2.00	1.86	1.73	1.57	8	
*	226102	3.80	3.54	3.29	2.99	16	- (
	227101	T. 1,43	1.33	1.24	.1.17	8	
	227102	2.71	2.53	2.35	2.22	(j.)	
	227001	1.34	1.25	1.16	in the second	13.5	
	227002	2.47	2.31	2.14	2.06	27	
¥ :	227006	6.22	5.80			40	
grif = 1 Teatr	227012	12.66	11.81			155	
	227018	18.61	17.37			. 260	32.55 33.55
11. 1 12. a	227201	1.50	1.40	1.30	1.25	13.5	
11	227202	2.78	2.59	2.41	2.31	27	
	227206	7:16	6.68			40	, ; ;
	227212	14.51	13.54			155	£7.
	227218	21.39	19.96			260	

225XXX series shown in Catalog FO-78 is obsolete. Substitute 227XXX series.

Prices Subject To Change Without Notice



CANADIAN WAREHOUSING REPRESENTATIVES SINCE 1925

Burlington, Ontario. September 15th, 1981.

Foundation Instruments Ltd., 1794 Courtwood Crescent, Ottawa, Ontario, K2C 2B5.

Attention: Pete Wheeler

Dear Pete:-

Re: Belden Bit-Lite Cable

Thank you for the order Beth placed today for the 3,040 metres of Belden 226102 cable at \$4.15/m, F.S.T.N.I.P. The order has been entered and delivery is estimated at four to six weeks or better.

Confirming our recent discussions, Belden have given us a budgeting estimate on 250km of this cable of \$2.94/m, F.S.T.N.I.P., F.O.B. Burlington, Ontario. Delivery is estimated at commencing in six to eight weeks, and would obviously need to be scheduled over a period which would be negotiated to both parties' satisfaction.

If we can be of further assistance in the meantime, Pete, please feel free to call John or me.

Thank you for your valued business.

Yours truly,

Dan Hansen,

Fiber Optics Product Manager,

WHITE RADIO LIMITED.

DH:ak

cc: Beth Manners

John Pembry

March 10, 1982

Mr. Dan Hansen White Radio, Ltd. 940 Gateway Dr. Burlington, Ontario, Canada L7L 5K7

Dear Dan:

In response to your inquiry concerning the BitLite duplex cable which is being supplied by Foundation Instruments for the Canadian army, I have investigated both the overhand knot test and the status of a splice kit. Concerning the overhand knot test, we have performed a series of tests and found that one fiber broke on one in six twelve knots when tied. Each of these knots was subjected to a 25 lb. load for a 5 minute period. It is felt that when this cable is tied in the knot the fiber is experiencing tensile load on its outer surface in excess of 250,000 psi. This tensile load is in excess of the fiber proof test and consequently breaks will occasionally appear. Should this be an objectionable feature and have the potential of nullifying any future order, a larger cable jacket might be suggested. This would, in fact, require development of a special fiber optic cable type for the army application; however, due to the potential volumes of fiber optic cable, we would consider such a special construction.

Currently we are planning to generate a splice kit for our 227102 duplex cable product. The components for such a kit are currently being obtained, and we expect to fabricate a number of experimental splices and test them with respect to both temperature and mechanical performance. Consequently, we do not expect to have a finalized product available until at least June, 1982. With the potential problem of the overhand knot requiring cable redesign, it would seem unwise to develop a splice kit for a cable construction which may be modified. Please inform us on the necessity for a splice kit or if our strategy should be to establish initially the correct cable design and then follow later with a splice kit.

Hopefully this response answers all outstanding questions and this information will be transmitted to Peter Wheeler at Foundation Instruments. Should you require any additional information or if questions arise, please feel free to contact Dennis Gudgel, Sales Application Engineer or me.

Sincerely yours,

Ron Ohlhaber

Product Development Manager

Fiber Optic Department

cc: D. Gudgel


dt/DB/JX

APPENDIX 2
ASSEMBLY OF THE 226102 FIBRE
CABLE AND U-185-B/G CONNECTOR.

ASSEMBLY OF THE 226102 BELDEN FIBRE-OPTIC CABLE INTO THE U-185 B/G ELCO ELECTRICAL PONNECTOR.

STEP 1. Separate the duplex fibre cable for a length of 18" (see Figure 1.).


Note that one side of the cable is labelled and the other side is vibbed.



STEP 2. Obtain two matched halves of 1833 Waterproof bushing (see Figure 2), and two #4 x 7/16 phillister head screws.

Figure Z

STEP 3. Apply RTV 3141 Dow Corning or similar silicone rubber sealant to the 1833 bushing relief. (See Figure 3.)



The silicone will provide a moisture barrier into the connector.

Step 4 Obtain a ring crimp connector and section of heatshrink and assemble the strain relief as per Figure 4.







Figure 4.

Step 5

Fasten the crimp ring to the grounding screw inside the U-185 B/G connector and complete as non following illustrations









APPENDIX 3
L.E.D. AND OPTICAL POWER BUDGET DATA.



- Efficient pluggable coupling to single fiber cables
- Exceptional linearity
- Fast response
- · Wide temperature range
- Matched with SD3322 PIN photodiode

DESCRIPTION

The SE 3352 is a high radiance GaAlAs IR LED optimized for coupling to a variety of optical fibers. Its unique integrated optical element projects a uniform spot 300 µm in diameter at the window surface allowing efficient coupling to single fibers without the high precision connectors normally required for pigtail sources. The SE 3352 case is isolated for EMI shielding.

ABSOLUTE MAXIMUM RATINGS

Storage temperature
Case operating
temperature
Lead solder temperature
Continuous forward current
Reverse voltage
Case-cathode (anode)
voltage


-25°C to +85°C -20°C to +70°C 240°C, 5 sec.


150mA 1V @ 10µA

180 volts




PACKAGE CONFIGURATION





NOTES:

1. Anode & cathode insulated from case
2. PIN1 — anode (P-type), PIN2 — cathode (N-type), PIN3 — case (ground)




ALL DIMENSIONS IN MILLIMETERS


Spectronics Adivision of Honeywell

ELECTRO-OPTICAL CHARACTERISTICS (Tcase = 25°C)

DADAMETED	TEST CONDITIONS	CVMPOL	MINI	TVD	MAN	LIMITO
PARAMETER	TEST CONDITIONS	SYMBOL	MIN	TYP	、MAX	UNITS
Forward Drop	I _f =100mA	V _f		1.6	2.0	volts
Series Resistançe		R_{S}	•	1.6		Ω
Device Capacitance	V _R =1V	C _T	, ,	800		pf
Power Output \	l _f =100mA Aperture=300μm NA=.25	Po				μW
-001 -002 -003 -004 -005		,	150 400 1000	250 700 1500	400 1000 2000	
Response Time		tf	, ,	12		ns
Peak Output Wavelength	I _f =100mA	$\lambda_{ m p}$		820		nm
Spectral Bandwidth	l _f =100mA	Δλ		3 5		nm
V _f Temperature Coefficient		ΔV _f /ΔΤ		-1.70	·	mV/°C
P _O Temperature Coefficient	l _f =100mA		د	012		dB/°C
λ Temperature Coefficient		Δλ/ΔΤ		.35		nm/°C
Thermal Resistance		θ		100		°C/W


TYPICAL PERFORMANCE CURVES








Spectronics Adivision of Honeywell

TYPICAL PERFORMANCE CURVES









APPLICATION RECOMMENDATIONS

The SE3352 LED is designed for use with optical receptacles that align the optical axes with respect to the outer surface of the LED can. Several manufacturers supply such receptacles with inner cavities matched to both TO-46 and TO-5 devices. The SE3352 LED is a modified TO-46 package requiring an adapter ring that fits a TO-5 receptacle. This part is supplied by Spectronics and is designated SPX 3694-002; adapter ring. When ordering receptacles, TO-5 cavities must be specified so as to accommodate the LED adapter ring assembly. For more information contact a Spectronics representative.

Power Budget for DND Land Tactical Fibre Optic Communication System using Sweetspot 3352-004 l.e.d. and Belden Bit Lite Cable No. 226102

Input Power	Conditions I _f = 100 ma Aperture = 300 µm NA = 0.25	Best Case 3 dBm	Worst Case OdBm
Coupling loss into fibre	(see note)	-10.1 dB	-10.1 d3
Cable loss		-7.(typ) dB	-10 dB
Temp. degradati	on	+0.3 dB	-0.13 dB
Net received power		-14.3 dBm	-22.3 dBm
Required receive power for 40 dB SNR	e	-33 dBm	
Link Margin		18.7 dB	10.7 ďB

. Note L

The coupling loss from the Sweetspot emitter into the Bit Lite fibre can be estimated by the relation:

$$P_{L} = \frac{dA_{f}}{dA_{s}} (1 - \frac{dA_{f}}{dA_{s}})$$

$$= \frac{100^{2}}{300^{2}} (1 - \frac{100^{2}}{300^{2}})$$

$$= \frac{1}{9} (1 - \frac{1}{9})$$

$$P_{L} (dB) = -10.1 dB$$

The exact form of the expression in parenthesis is dependent on the actual index of refraction profile of the fibre. The approximation given above has been found to give good agreement with measured results. APPENDIX 4
CONTINUOUSLY VARIABLE SLOPE
DELTA MODULATOR/DEMODULATOR

MC3417, MC3517 MC3418, MC3518

CONTINUOUSLY VARIABLE

SLOPE DELTA
MODULATOR/DEMODULATOR

LASER-TRIMMED

INTEGRATED CIRCUIT


Specifications and Applications Information


CONTINUOUSLY VARIABLE SLOPE DELTA MODULATOR/DEMODULATOR

Providing a simplified approach to digital speech encoding/ decoding, the MC3517/18 series of CVSDs is designed for military secure communication and commercial telephone applications. A single IC provides both encoding and decoding functions.

- Encode and Decode Functions on the Same Chip with a Digital Input for Selection
- Utilization of Compatible I2L Linear Bipolar Technology
- CMOS Compatible Digital Output
- Digital Input Threshold Selectable (VCC/2 reference provided on chip)
- MC3417/MC3517 has a 3-Bit Algorithm (General Communications)
- MC3418/MC3518 has a 4-Bit Algorithm (Commercial Telephone)

L SUFFIX CERAMIC PACK AGE CASE 620





6

MC3417, MC3418, MC3517, MC3518

MAXIMUM RATINGS

(All voltages referenced to VEE, TA = 25°C unless otherwise noted.)

Rating	Symbol	Value	Unit
Power Supply Voltage	-Vcc	-0.4 to +18	Vdc
Differential Analog Input Voltage	VID	25.0	Vdc
Digital Threshold Voltage	VTH	-0.4 to VCC	Vdc
Logic Input Voltage (Clock, Digital Data, Encode/Decode)	VLogic	-0.4 to +18	. Vdc
Coincidence Output Voltage	VO(Con)	-0.4 to +18	Vdc
Syllabic Filter Input Voltage	VI(Syl)	-0.4 to VCC	Vdc
Gain Control Input Voltage	VIIGCI	-0.4 to VCC	Vdc
Reference Input Voltage		Vcc/2 - 1.0 to Vcc	Vdc
VCC/2 Output Current	IRef	-25	mA

ELECTRICAL CHARACTERISTICS
(VCC = 12 V, VEE = Gnd, TA = 0°C to +70°C for MC3417/18, TA = -55°C to +125°C for MC3517/18 unless otherwise a

		MC3417/MC3517			MC3418/MC3518			
Characteristic	Symbol	Min	Тур	Max	Min .	Тур	Max	Unit
Power Supply Voltage Range (Figure 1)	VCCR	4.75	12	16.5	4.75	12	16.5	Vdc
Power Supply Current (Figure 1) (Idle Channel) (VCC = 5.0 V) (VCC = 15 V)	icc	-	3.7	5.0	11	3.7	5.0	mA
Clock Rate	SA		16 k	-	-	32 k	-	Samples
Gain Control Current Range (Figure 2)	IGCR	0.001	-	3.0	0.001	-	3.0	mA
Analog Comperator Input Range (Pins 1 and 2) (4.75 V < V _{CC} < 16.5 V)	VI	1.3	-	Vcc - 1.3	1.3	-	VCC -1.3	Vdc
Analog Output Range (Pin 7) (4.75 V < Vcc < 16.5 V, to = : 5.0 mA)	v _o	1.3	7	VCC - 1.3	1.3	105	VCC-1.3	Vdc
Input Bies Currents (Figure 3) (Comperator in Active Region) Analog Input (11) Analog Feedback (12) Syllabic Filter Input (13) Reference Input (15)	118	4.1.1	0.5 0.5 0.06 -0.06	1.5 1.5 0.5 -0.5	1111	0.25 0.25 0.06 -0.06	1.0 1.0 1.0 0.3 -0.3	#A
Input Offset Current (Comparator in Active Region) Analog Input/Analog Feedback (I1-12: - Figure 3 Integrator Amplifier (I5-16: - Figure 4	110	1 14	0.15	0.6		0.06	0.4	1
Input Offset Voltage V/I Converter (Pins 3 and 4) — Figure 5	V10	-	2.0	6.0	-	2.0	6.0	mV
Transconductance V/I Converter, 0 to 3.0 mA Integrator Amplifier, 0 to ± 5.0 mA Load	gm	0.1	0.3	-	0.1	0.3	-	mA/m\
Propagation Delay Times (Note 1) Clock Trigger to Digital Output (CL = 25 pF to Gnd)	ФLH tpнL	-	1.0	2.5 2.5	=	1.0	2.5 2.5	148
Clock Trigger to Coincidence Output (CL = 25 pF to Gnd) (RL = 4 kΩ to VCC)	TPLH TPHL	-	1.0	3.0	1	0.8	3.0	
Coincidence Output Voltage — Low Logic State (IOL(Con) = 3.0 mA)	VOL(Con)		0.12	0.25	-	0.12	0.25	Vdc
Coincidence Output Leakage Current — High Logic State (VOH = 15.0 V. 0°C < TA < 70°C)	¹ OH(Con)	-	0.01	0.5	-	0.01	0.5	**

	T	MC3417/MC3517				MC3418/MC3518			
Characteristic	Symbol	Min	Тур	Max	·Min	Тур	Mex	Unit	
Applied Digital Threshold Voltage Range (Pin 12)	∨тн	+1.2		V _{CC} - 2.0	+1.2	-	V _{CC} - 2.0	Vde	
Digital Threshold Input Current (1.2 V < V _{th} < V _{CC} ~ 2.0 V)	11(th)							μА	
(VIL applied to Pins 13, 14 and 15) \((VIH applied to Pins 13, 14 and 15)			-10	5.0 -50		∸ -10	5.0 -50		
Maximum Integrator Amplifier Output Current	<u>'0</u>	± 5.0 .			≈5.0	:		mA	
V _{CC} /2 Generator Maximum Output Current (Source only)	Ref	+10			+10	<u> </u>		mΑ	
VCC/2 Generator Output Impedance (0 to +10 mA)	^Z Ref	-	3.0	6.0		3.0	6.0	Ω	
V _{CC} /2 Generator Tolerance (4.75 V ≤ V _{CC} ≤ 16.5 V)	er	-	-	± 3.5			±3.5	. %	
Logic Input Voltage (Pins 13, 14 and 15)								Vdc	
Low Logic State High Logic State	VIL VIH	Gnd V _{th} + 0.4	_	V _{th} ~ 0.4 18.0	Gnd V _{th} +0.4	_	V _{th} −0.4 18.0	,	
Dynamic Total Loop Offset Voltage (Note 2) Figures 3, 4 and 5	ΣVoffset							mV	
IGC = 12.0 µA, VCC = 12 V	1						1	-	
TA = 25°C 0°C < TA < +70°C MC3417/18		! _			<u> </u>	± 0.5	± 1.5		
-55°C < T _A < +125°C MC3517/18			_			±.1.5	± 4,0		
729 TA = 25°C	1	_ :	± 2.5	± 5.0					
724 TA 25°C MC3417/18		·	: 3.0	₹ 7.5	_		_	•	
-55°C < T _A < +125°C MC3517/18 IGC = 12.0 µA, V _{CC} = 5.0 V			± 4.5	±10	٠	-7,	-		
T _A ,= 25°C′	.*.	-	-	-		± 1.0	± 2.0	.:	
0°C < TA < +70°C MC3417/18 -55°C < TA < +125°C MC3517/18		-	-	-	-	± 1.3	± 2.8		
IGC = 33.0 AA, VCC = 5.0 V		-	-	~	_	± 2.5	± 5.0		
TA = 25°C			± 4.0	± 6.0	_		-		
0°C < TA < +70°C MC3417/18 -55°C < TA < +125°C MC3517/18		-	± 4.5 ± 5.5	± 8.0 ± 10	-				
Digital Output Voltage		· · ·						. Vdc	
(loL = 3.6 mA)	VOL		0.1	0.4	-	0.1	0.4		
(I _{OH} = -0.35 mA)	VOH		V _{CC} - 0.2		V _{CC} - 1.0	V _{CC} - 0.2			
Syllabic Filter Applied Voltage (Pin 3) (Figure 2)	VI(Syl)	+3.2	-	vcc vcc	+3.2	-	vcc	Vdc	
Integrating Current (Figure 2)	il[nt]					_		<i>;</i>	
(Igc = 12.0 µA) (Igc = 1.5 mA)		8.0 1.45	10 1.50	12 1.55	. 8.0 1.45	10 1,50	12 1.55	μA mA	
(IGC = 3.0 mA)		2.75	3.0	3.25	2.75	3.0	3.25	mA.	
Dynamic Integrating Current Match	VO(Ave)	-	± 100	± 250	-	± 100	± 250	mV.	
(IGC = 1,5 mA) Figure 6 Input Current = High Logic State									
(V _{1H} = 18 V)	114	* * *	.	į	.	2 1		. μ Α	
Digital Data Input	· 1		- [+5.0		- 1	+5.0		
Clock Input Encode/Decode Input:	: 1			+5.0 +5.0		: - 1	+5.0 +5.0	-	
Input Current — Low Logic State	· 100			70.0	, - -		¥5.U	μA	
(VIL -0 V)	, "",	<u>:</u>		·	I			•	
Digital Date Input		` ~ ;	· -	-10	_	-	-10	1.1	
Clock Input Encode/Decode Input	ļ	` - 1	- [-380	-	: - [-360	· ·.	
Clock Input, Vii. = 0.4 V		: I: 1	<u> </u>	-3 6 .	_ [_ [-36 -72		
		t			1				

NOTE 2. Dynamic total loop offset (EV_{offset}) equals V_{IO} (comparator) (Figure 3) minus V_{IOX} (Figure 5). The input offset voltages of the analog comparator and of the integrator amplifier include the effects of input offset current through the input resistors. The slope polarity switch current mismatch appears as an average voltage across the 10 k integrator resistor. For the MC3417/MC3517, the clock frequency is 16.0 kHz. For the MC3418/MC3518, the clock frequency is 32.0 kHz, Idle channel performance is guaranteed if this dynamic total loop offset is less than one-half of the change in integrator output voltage during one clock cycle (ramp step size).

Leser triemning is used to insure good idle channel performance.

6

MC3417, MC3418, MC3517, MC3518

FIGURE 3 - INPUT BIAS CURRENTS, ANALOG COMPARATOR OFFSET VOLTAGE AND CURRENT




FIGURE 5 - V/I CONVERTER OFFSET VOLTAGE,
VIO and VIOX




FIGURE 4 - INTEGRATOR AMPLIFIER OFFSET VOLTAGE AND CURRENT

STELLOW COUNTY NOT A PART NOT A PART NO







FIGURE 6 - DYNAMIC INTEGRATING CURRENT MATCH



MC3417, MC3418, MC3517, MC3518

TYPICAL PERFORMANCE CURVES





東京大学大学主義の情報となるのは、「日本の大学のなどのできないないできないないのできないというというできないというできないないというないないないできないないできないというできないないできないないできない

FIGURE 9 - NORMALIZED DYNAMIC INTEGRATING CURRENT MATCH Versus CLOCK FREQUENCY




FIGURE 10 - DYNAMIC TOTAL LOOP OFFSET versus CLOCK FREQUENCY




FIGURE 11 - BLOCK DIAGRAM OF THE CYSD ENCODER




FIGURE 12 - CVSD WAVEFORMS

2 1012 10





FIGURE 13 - BLOCK DIAGRAM OF THE CVSD DECODER



APPENDIX 5
CONTRACTOR REPORT ON A CROWN
CONTRACT DEVELOPMENT

Contractor report of a development made under Crown contract containing supplementary conditions DSS1036.

Information furnished by:

- 1. Name: P.C. Wheeler
- 2. Address: 1794 Courtwood Crescent, Ottawa Ontario K2C 2B5
- 3. Nationality: Canadian citizen
- 4. Organization: Foundation Electronic Instruments Inc.
- 5. Telephone Number: (613) 226-4000
- 6. a) Problem: as per Appendix 'A', Statement of Work DSS File Number 12ST.3200313 and DSS Serial Number 2ST81-00032
 - b) How Accomplished: as above
 - c) Present Limitations: as above
 - d) Proposal: as above
 - e) Novel: the application of fibre-optics is edge of the art technology in the Military Land Tactical Environment.
- 7. Financing: Much was financed by the Crown except for existing optical transmitter/receiver and signal processing circuitry presently designed and proprietary to Foundation Electronic Instruments Inc.
- 8. References: Since 1981, this subject has been addressed at Fibre-Optic Conferences and in fibre-optic magazines as a result of research work with various telecommunication organizations.

- 9. Publication: Feature article in the CEE magazine, May issue.
- 10. Deliverables: Two complete systems exist and are available for testing and demonstration.
- 11. Photographs and Slides: These are available from the Scientific Authority or Foundation Electronic Instruments Inc.
- 12. Continued Work: Work will continue if there exists outside research funding.
- 13. Journal or Society Presentation: Possibly at the IEEE Communications Conference, Toronto Canada, September 1983.
- 14. Use: Military Land Tactical Systems using the CX4566 A/G cable assembly.

APPENDIX-"B"

REQUIREMENTS FOR COMPLETION AND DISPOSITION OF REPORTS OF DEVELOPMENTS MADE UNDER CROWN CONTRACTS CONTAINING SUPPLEMENTARY CONDITIONS DSS 1036 OR DSS 1053

- (1) The submission of reports of developments by Crown Contractor personnel shall be in the form of a "Report of a Development Made Under Crown Contract" as set out in the following Parts I, II and III hereunder, or as may be amended from time to time.
- (2) Such reports are to be routed to the addressees specified in the contract, only via the person designated by the Contractor to be responsible for reporting developments under the contract.
- (3) When requested to do so by the Crown, the Contractor shall
 - (a) provide, as best it reasonably can in the circumstances prevailing at the time, technical and other assistance for the preparation and prosecution of patent applications and other protection of proprietary interests which may be filed in respect of developments reported under the DSS contract;
 - (b) obtain, at the expense of the Crown to the extent necessary, the execution of all documents required for patent applications or other protection of proprietary interests; and
 - (c) obtain, at the expense of the Crown to the extent necessary, the requisite documents for transfer to the Crown of all right, title and interest in and to any such development.

CONTRACTOR REPORT OF A DEVELOPMENT MADE UNDER CROWN CONTRACT CONTAINING SUPPLEMENTARY CONDITIONS DSS 1036 OR DSS 1053

PART I

The information to be furnished by the individual(s) directly involved in the development.

- 1. Name(s) of Individual(s);
- Address(es): Residence; Business (if now different from 4 or 5 below);
- 3. Nationality of such individual(s);
- 4. Organization, section and department where employed;
- Position(s), building(s), telephone number(s);
- 6. Brief description and drawings where necessary, of the proposal under the following headings:
 - (a) What is the problem?
 - (b) how may it be accomplished according to present knowledge?
 - (c) limitation or drawbacks of present apparatus, product or process?
 - (d) what is the proposal?
 - (e) what is thought to be novel in the proposal?

- 7. Was this made as a result of research or development wholly financed by the Crown? If not, give name(s) of other financial participant(s).
- 8. Provide references in published literature or patents relating to the problem or subject, to the extent teasible.
- 9. Has any publication or disclosure to others been made? It so, specify.
- 10. Has the apparatus, product or process been made or tested? If yes, does a sample or model exist? If so, has it been preserved, and can it be made available for demonstration purposes?
- 11. Are photographs (prints, slides, stereos, motion pictures) available? If so, specify.
- 12. Will there be continued work towards improving the apparatus, product or process?
- 13. Is there within the next six (6) months a possibility of a meeting of a learned society or deadline or publication of a scientific journal at which this development may be disclosed?
- 14. Where might this apparatus, product or process have use? Please elaborate where possible.

1794 Courtwood Cr.
PLACE OHOWO ONTO DATE April 15/83

SIGNATURE Pullede

NOTES:

- (1) If the Crown decides to protect rights in the development by filing a patent application, the appropriate assignment form will be forwarded for execution by the individual(s) named herein.
- (2) Copies of this form to be made up locally using such spacings between components as desired or, alternatively, recording the answers on a separate sheet of paper and numbering them to correspond to the questions on this form.

PART II

Comments on the answers contained in Part I to be completed by Contractor supervisory personnel, e.g. section, departmental or functional head of individual(s) concerned, or a contract administrator:

DATE	 	 			e de la composition della comp	
			-(S i 9	naturels)	

Name and Appointment

Lelephone Number

To be completed with copies of Part I and to be forwarded to the following:

- (a) Science Procurement Manager or Engineering Procurement Officers named in the contract;
- (b) Scientific Authority or Design Authority/Technical Authority named in the contract; and
- (c) Director Patent Administration
 National Defence Headquarters
 Department of National Defence
 101 Colonel By Drive
 Ottawa, Ontario.
 KIA OK2

PΑ	DT	1	ī	ī

DSS	FILE	NO	•		
กรร	CONTI	RACT NO.	. ,	•	•

To be completed by the person designated by the Contractor to be responsible for reporting developments under the contract, with copies of Part I and to be forwarded to the following:

- (a) Science Procurement Manager or Engineering Procurement Officers named in the contract;
- (b) Scientific Authority or Design Authority/Technical Authority named in the contract; and
- (c) Director Patent Administration National Defence Headquarters Department of National Defence 101 Colonel By Drive Ottawa, Ontario. K1A OK2

The development reported on the accompanying Part I of this form by:

Peter C. Wheeler			
	Name of Individ	ual(s)	
Foundation Election	mics In	struments	Inc.
	Name of Organiza	ation	
and dated April 15 assessment with a view to prote	19 63 is being ecting and exploiti	g forwarded for consider ng the Crown's rights th	ation and erein.

DATE: April 15 1983 (flushelle (Signature)

P.C. WHEELER (Name)

VICE-PRESIDENT
(Appointment)
OPERATIONS

To be accompanied by signed copies of Part T and Part II if applicable.

APPENDIX 6
DOCUMENTATION CHECKLIST

DATA LIST		F		FOUN	IDATION INSTRUMENTS OTTAWA	DWG NO. 2425	REV.	
APPROVAL CONTRACT NO. 810113		NCT NO. 310113	CONT		CANADIAN LAND TACTICAL	SHEET 1 OF 3	DATE	
CODE 1DENT.	DWG. SIZE	DWG NO.	SHEET NO	REV.	TITLE	DESCRIPTION	RELEASE DAT	
	С	1828		·	FOTX MODULE	SCHEMATIC		
		1829		В	n n	ARTWORK		
	С	1830			11 11	COMP. LAY	,	
	C	1831			ii ii	MASTER		
	С	1833		A	FIBER CABLE WATERPROOF BUSHING	MECH.		
•	c	1861		С	TX HEAT SINK	MECH.		
OBSOLETE	C	. 1873	7		TACTICAL LINK CV/SDM	SCHEM.		
	c	20 20	Ì		CONNECTOR MTNG BRKT.	MECH.	·	
,		2021			PROTOTYPE PCB	ARTWORK	, ,	
	D	2022			EXTENDER FLANGE	MECH.		
		2023	Ì	A	EXTENDER PCB	ARTWORK		
•	c	2024			EXTENDER PCB	MASTER		
OBSOLETE	C	2025	.		PROTOTYPE PCB	MASTER		
	ם	2201		E	PSK DATA & VIDEO TX	SCHEMATIC		
		2202	1	B	PSK DATA & VIDEO TX	ARTWORK		
•	ם	2203		A	PSK DATA & VIDEO TX	COMP. LAY		
	С	2204	.		PSK DATA & VIDEO TX	MASTER		
	D	2205		D	DATA MULTIPLEXER	SCHEMATIC		
,		2206		A	DATA MULTIPLEXER	ARTWORK		
	D	2207		A	DATA MULTIPLEXER	COMP. LAY.		
	C	2208		1.	DATA MULTIPLEXER	MASTER		
,	D	2209		В	PSK DATA & VIDEO SEPARATOR	SCHEMATIC	· ·	
		2210	1.	В	PSK DATA & VIDEO SEPARATOR	ARTWORK		
	D	2211			PSK DATA & VIDEO SEPARATOR	COMP. LAY		

	LIST	į	F	,	·	NDATION INSTRUMENTS OTTAWA	DWG NO. 2425	REV.
APPROVAL	•	l .	ACT NO. 0113	CONT	RACT.	CANADIAN LAND TACTICAL	SHEET 2 OF 3	DATE
CODE	IDENT.	DWG. SIZE	DWG NO.	SHEET	REV.	TITLE	DESCRIPTION	RELEASE DATE
		С	2212		·	PSK DATA & VIDEO SEPARATOR	MASTER	
		D	2213		F	DESCRAMBLER & "F" BIT RECOVERY	SCHEMATIC	
			2214		A	DESCRAMBLER & "F" BIT RECOVERY	ARTWORK	
	•	D	2215		В	DESCRAMBLER & "F" BIT RECOVERY	COMP. LAY.	
		С	2216	1.		DESCRAMBLER & "F" BIT RECOVERY	MASTER	
	. *	D	2217			PSK DATA RECOVERY	SCHEMATIC	
			2218		В	PSK DATA RECOVERY	ARTWORK	
	•	D	2219	1		PSK DATA RECOVERY	COMP. LAY.	
		,,	11	2		n in the state of	H ,,H,	
		C	2220			PSK DATA RECOVERY	MASTER	
		D	2221	1 .	E	DATA DEMULTIPLEXER	SCHEMATIC	. , .
			· 2222		В	DATA DEMULTIPLEXER	ARTWORK	· ·
	٠,	D	2223		В	DATA DEMULTIPLEXER	COMP. LAY.	
		С	2224			DATA DEMULTIPLEXER	MASTER	
		c	2334			GROUND PLATES	MECH.	
	•	D	2385	1	.	DUPLEX TX VOICE CIRCUIT	SCHEMATIC	,
· .		"	11 /	.2		п п н п		
		"	11	3		i 11 11 11	11	
		"	tt	4		n n n	/ / n · ·	
		"	Ħ	5		11 11 11 11	- N	
		"	It	6		и и и и	н	
			2386	1	A	DUPLEX TX VOICE CIRCUIT	ARTWORK	
	:	C	2387	1]	DUPLEX TX VOICE CIRCUIT	COMP. LAY.	
		"	4.11	2		$\mathcal{L}^{(n)}$, $\mathbf{u}^{(n)}$, $\mathbf{u}^{(n)}$, $\mathbf{u}^{(n)}$	ń	
								·

'. -

. •

DATA LIST		F		FOU	NDATION INSTRUMENTS OTTAWA	DWG NO. 2425	REV.
APPROVAL	CONTR	ACT NO.	CONT	RACT	CANADIAN LAND TACTICAL	SHEET 3 OF 3	DATE
CODE IDENT.	DWG. SIZE	DWG NO.	SHEET NO	REV.	TITLE	DESCRIPTION	RELEASE DATE
	С	2388			DUPLEX TX VOICE CIRCUIT	MASTER	
	D	.2389			FO/RX SHIELD	MECH.	
,	A	, 2423			WIRING (PARTIAL)	LIST	
•	A	2425			CDN LAND TACTICAL	DATA LIST	
	A	2426	·	·	F/O RX MODULE	SCHEMATIC	
		2427	1 .	A	F/O RX MODULE	ARTWORK	'
	C	2428			F/O RX MODULE	COMP. LAY.	
	С	2429			F/O RX MODULE	MASTER	
		2431			AUDIO INTERFACE - 4 WIRE	ARTWORK	
	C	2432	ŀ		AUDIO INTERFACE - 4 WIRE	COMP. LAY.	
	C	2433		.	AUDIO INTERFACE - 4 WIRE	MASTER	
	. -	2435		• • •	AUDIO INTERFACE - 2 WIRE	ARTWORK	
	C	2436			AUDIO INTERFACE - 2 WIRE	COMP. LAY.	
•	С	2437			AUDIO INTERFACE - 2 WIRE	MASTER	,
	D	2447			BACK PLANE WIRING	DIAGRAM	,
OBSOLETE	С	2515		В	CDN LAND TACTICAL TX/RX	SCHEMATIC	
OBSOLETE	С	2516			CDN LAND TACTICAL TX/RX	ARTWORK	
OBSOLETE	С	2518	1		CDN LAND TACTICAL TX/RX	MASTER	
	C	2588			POWER SUPPLY	SCHEMATIC	
	Ċ	2589			POWER SUPPLY	PARTS LIST	
,	D .	1710		A	SYSTEM BLOCK DIAGRAM	DIAGRAM	
		,		,			
	1.		1				
						ŀ	

ب: ٠